• Title/Summary/Keyword: circuit modeling

Search Result 821, Processing Time 0.033 seconds

Design of the Adaptive Learning Circuit by Enploying the MFSFET (MFSFET 소자를 이용한 Adaptive Learning Curcuit 의 설계)

  • Lee, Kook-Pyo;Kang, Seong-Jun;Chang, Dong-Hoon;Yoon, Yung-Sup
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.8
    • /
    • pp.1-12
    • /
    • 2001
  • The adaptive learning circuit is designed on the basis of modeling of MFSFET (Metal-Ferroelectric-Semiconductor FET) and the numerical results are analyzed. The output frequency of the adaptive learning circuit is inversely proportional to the source-drain resistance of MFSFET and the capacitance of the circuit. The saturated drain current with input pulse number is analogous to the ferroelectric polarization reversal. It indicates that the ferroelectric polarization plays an important role in the drain current control of MFSFET. The output frequency modulation of the adaptive learning circuit is investigated by analyzing the source-drain resistance of MFSFET as functions of input pulse numbers in the adaptive learning circuit and the dimensionality factor of the ferroelectric thin film. From the results, the frequency modulation characteristic of the adaptive learning circuit are confirmed. In other words, adaptive learning characteristics which means a gradual frequency change of output pulse with the progress of input pulse are confirmed. Consequently it is shown that our circuit can be used effectively in the neuron synapses of nueral networks.

  • PDF

Silicon Substrate Coupling Modeling, Analysis, and Substrate Parameter Extraction Method for RF Circuit Design (RF 회로 설계를 위한 실리콘 기판 커플링 모델링, 해석 및 기판 파라미터 추출)

  • Jin, Woo-Jin;Eo, Yung-Seon;Shim, Jong-In
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.38 no.12
    • /
    • pp.49-57
    • /
    • 2001
  • In this paper, equivalent circuit model and novel model parameter extraction method of a silicon(Si) substrate are presented. Substrate coupling through Si-substrate is quantitatively investigated by analyzing equivalent circuit with operating frequency and characteristic frequencies (i.e., pole and zero frequency) of a system. For the experimental verification of the equivalent circuit and parameter extraction method, test patterns are designed and fabricated in standard CMOS technology with various isolation distances, substrate resistivity, and guard-ring structures. Then, these are measured in l00MHz-20GHz frequency range by using vector network analyzer. It is shown that the equivalent-circuit-based HSPICE simulation results using extracted parameters have excellent agreement with the experimental results. Thus, the proposed equivalent circuit and parameter extraction methodology can be usefully employed in mixed-signal circuit design and verification of a circuit performance.

  • PDF

Modeling of Gate/Body-Tied PMOSFET Photodetector with Built-in Transfer Gate (내장된 전송게이트를 가지는 Gate/Body-Tied PMOSFET 광 검출기의 모델링)

  • Lee, Minho;Jo, Sung-Hyun;Bae, Myunghan;Choi, Byoung-Soo;Choi, Pyung;Shin, Jang-Kyoo
    • Journal of Sensor Science and Technology
    • /
    • v.23 no.4
    • /
    • pp.284-289
    • /
    • 2014
  • In this paper, modeling of a gate/body-tied (GBT) PMOSFET photodetector with built-in transfer gate is performed. It can control the photocurrent with a high-sensitivity. The GBT photodetector is a hybrid device consisted of a MOSFET, a lateral BJT, and a vertical BJT. This device allows for amplifying the photocurrent gain by $10^3$ due to the GBT structure. However, the operating parameters of this photodetector, including its photocurrent and transfer characteristics, were not known because modeling has not yet been performed. The sophisticated model of GBT photodetector using a process simulator is not compatible with circuit simulator. For this reason, we have performed SPICE modeling of the photodetector with reduced complexity using Cadence's Spectre program. The proposed modeling has been demonstrated by measuring fabricated chip by using 0.35 im 2-poly 4-metal standard CMOS technology.

Modeling of Engine Coolant Temperature in Diesel Engines for the Series Hybrid Powertrain System (직렬형 하이브리드 추진시스템의 디젤 엔진 냉각수온 모델링)

  • Kim, Yongrae;Lee, Yonggyu;Jeong, Soonkyu
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.24 no.1
    • /
    • pp.53-58
    • /
    • 2016
  • Modeling of engine coolant temperature was conducted for a series hybrid powertrain system. The purpose of this modeling was a simplification of complex heat transfer process inside a engine cooling system in order to apply it to the vehicle powertrain simulation software. A basic modeling concept is based on the energy conservation equation within engine coolant circuit and are composed of heat rejection from engine to coolant, convection heat transfer from an engine surface and a radiator to ambient air. At the final stage, the coolant temperature was summarized as a simple differential equation. Unknown heat transfer coefficients and heat rejection term were defined by theoretical and experimental methods. The calculation result from this modeling showed a reasonable prediction by comparison with the experimental data.

A Study on Multilayer Routing Problem by CAD system (CAD 시스템을 사용한 다층 Routing 문제에 관한 연구)

  • Yi, Cheon-Hee
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.4
    • /
    • pp.543-549
    • /
    • 1986
  • A topologically based interconnection routing of multilayer printed circuit boards has been proposed. This study focuses on modeling the relative positioning of the interconnect paths rather than absolute positioning within a fixed coordinate system, thereby avoiding simplifications that impose restrictin on the path shapes.

  • PDF

A Study on General Purpose Analysis Technique for Railway Electrification System (정교한 전차선로의 회로모델링 및 범용성 해석 기법 개발)

  • 홍재승;오광해;창상훈;김발호;김정훈
    • Proceedings of the KSR Conference
    • /
    • 1999.11a
    • /
    • pp.296-301
    • /
    • 1999
  • This paper presents a new static circuit modeling methodology amenable to analysing the electric railway system. The accuracy and practicability of the proposed approach are demonstrated with the railway system containing 2 to 6 train

  • PDF