• Title/Summary/Keyword: circuit

Search Result 16,990, Processing Time 0.04 seconds

The Effects of Task-Related Circuit Training by Type of Dual Task on the Gait of Chronic Stroke Patients (이중 과제유형에 따른 순환 과제훈련이 만성뇌졸중 환자의 보행수행 능력에 미치는 영향)

  • Kim, Hyeun-Ae;Seo, Kyo-Chul
    • Journal of the Korean Society of Physical Medicine
    • /
    • v.8 no.3
    • /
    • pp.407-415
    • /
    • 2013
  • PURPOSE: This study is to examine the effects of different types of tasks on gait functions of chronic stroke patients when different types of dual tasks were applied while the patients were implementing practical and continuous circuit tasks using their upper and lower extremities circulating many workbenches. METHODS: Forty-four chronic stroke patients were divided into a dual motor circuit task training group, a dual cognitive circuit task training group and a simple task training group. Before training, all the patients were identically encouraged to receive conservative physical therapy for 30 minutes by a physical therapist were thereafter made to train for 30 minutes, five times a week for a total of eight weeks with individual additional tasks. The dual motor circuit task training consisted of continuous circuit training motor tasks and additional motor tasks and the dual cognitive circuit task training consisted of tasks combining the same circuit training motor tasks and additional cognitive tasks. The simple task training consisted of natural walks on a flat terrain to the front, rear and lateral sides of the terrain. Changes in functional gait abilities made through the training were evaluated using GAITRite. SPSS Win 12.0 was used for the data analysis. RESULTS: As for the gait variables that showed significant differences in comparison between the groups over the training period, the dual motor circuit task training group showed more significant differences than the dual cognitive circuit task training group and the simple task training group at 4 weeks and 8 weeks of training(p<.05). CONCLUSION: Therefore, it could be seen that the practical and continuous dual circuit task training was more effective than simple task training on gait. In comparison between the types of dual tasks, the dual motor circuit task training group showed more effects than the dual cognitive circuit task training group.

Research on R-C Distributed Circuits (R-C 분포회로에 관한 연구)

  • 박송배
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.3 no.2
    • /
    • pp.10-17
    • /
    • 1966
  • A method by which solutions of the differential equations of any other distributed circuits can be obtained is described when the solution of the differential equation of an R-C distributed amplifier is known. A graphical method of transforming any R-C ditributed circuit into an equivalent circuit which has a constant R(x)$cdot$C(x) was also obtained. The theoretical verification of this method is possible. For simplicity, any R-C distributed circuit can be transformed into an equivalent circuit which is a distributed circuit of either constant R(x) or C(x). Using this equivalent circuit and considering a lumped circuit, an approximate analysis and synthesis can be made simply.

  • PDF

The Effects of Task-Related Circuit Training by Type of Task on the Depression and Quality of Life in Stroke Patients (과제유형에 따른 순환 과제훈련이 뇌졸중 환자의 우울감 및 삶의 질에 미치는 효과)

  • Kim, Hyeonae
    • Journal of The Korean Society of Integrative Medicine
    • /
    • v.5 no.1
    • /
    • pp.1-9
    • /
    • 2017
  • Purpose : This study is to examine the effects of different task-related circuit training by types of tasks on the depression and quality of life in stroke patients. Method : Forty-four chronic stroke patients were divided into a dual motor circuit task training group, a dual cognitive circuit task training group and a simple task training group. Over the course of eight weeks, before training, all the patients were identically encouraged to receive conservative physical therapy for 30 minutes, five times a week for a total of eight weeks with individual additional tasks. The dual motor circuit tasks training consisted of continuous circuit training motor tasks and additional motor tasks and the dual cognitive circuit task training consisted of tasks combining the same circuit training motor tasks and additional cognitive tasks. The simple task training consisted of natural walks on a flat terrain to the front, rear and lateral sides of the terrain. Result : As for the Stroke-Specific Quality of Life(SS-QOL) that showed significant diffe rences in comparison between the groups over the training period, the dual motor circuit task training group showed statistically significant differences in both different types of tasks at 8 weeks(p<.05). The score of Hospital Anxiety and Depression Scale(HADS) decreased in three groups, in the HADS showed significant changes over the training time in the three training groups(p<.05). Conclusion : It could be seen that the practical and continuous dual circuit task training was more effective than simple task training on quality of life. In comparison between the types of dual tasks, the dual motor circuit task training group showed more effects than the dual cognitive circuit task training group. This researcher hopes that the results of this study will be actively applied as rehabilitation methods for chronic stroke patients.

Design of the Clock Recovery Circuit for a 40 Gb/s Optical Receiver (40 Gb/s 광통신 수신기용 클락 복원 회로 설계)

  • 박찬호;우동식;김강욱
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.2
    • /
    • pp.134-139
    • /
    • 2004
  • A clock recovery circuit for a 40 Gb/s optical receiver has been designed and implemented. The clock recovery circuit consists of pre-amplifiers, a nonlinear circuit with diodes, a bandpass filter and a clock amplifier. Before implementing the 40 Gb/s clock recovery circuit, a 10 Gb/s clock recovery circuit has been successfully implemented and tested. With the 40 Gb/s clock recovery circuit, when a 40 Gb/s signal of -10 dBm was applied to the input of the circuit, the 40 GHz clock was recovered with the -20 dBm output power after passing through the nonlinear circuit. The output signal from the nonlinear circuit passes through a narrow-band filter, and then amplified. The implemented clock recovery circuit is planned to be used for the input of a phase locked loop to further stabilize the recovered clock signal and to reduce the clock jitter.

A 32-Gb/s Inductorless Output Buffer Circuit with Adjustable Pre-emphasis in 65-nm CMOS

  • Tanaka, Tomoki;Kishine, Keiji;Tsuchiya, Akira;Inaba, Hiromi;Omoto, Daichi
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.5 no.3
    • /
    • pp.207-214
    • /
    • 2016
  • Optical communication systems are rapidly spread following increases in data traffic. In this work, a 32-Gb/s inductorless output buffer circuit with adjustable pre-emphasis is proposed. The proposed circuit consists of an output buffer circuit and an emphasis circuit. The emphasis circuit emphasizes the high frequency components and adds the characteristics of the output buffer circuit. We proposed a design method using a small-signal equivalent-circuit model and designed the compensation characteristics with a 65-nm CMOS process in detail using HSPICE simulation. We also realized adjustable emphasis characteristics by controlling the voltage. To confirm the advantages of the proposed circuit and the design method, we fabricated an output buffer IC with adjustable pre-emphasis. We measured the jitter and eye height with a 32-Gb/s input using the IC. Measurement results of double-emphasis showed that the jitter was 14% lower, and the eye height was 59% larger than single-emphasis, indicating that our proposed configuration can be applied to the design of an output buffer circuit for higher operation speed.

Simulations and Circuit Layouts of HTS Rapid Single Flux Quantum 1-bit A/D Converter by using XIC Tools (XIC tools을 사용한 고온 초전도 Rapid Single Flux Quantum 1-bit A/D Converter의 Simulation과 회로 Layout)

  • 남두우;홍희송;정구락;강준희
    • Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
    • /
    • 2002.02a
    • /
    • pp.131-134
    • /
    • 2002
  • In this work, we have developed a systematic way of utilizing the basic design tools for superconductive electronics. This include WRSPICE, XIC, margin program, and L-meter. Since the high performance analog-to- digital converter can be built with Rapid Single Flux Quantum (RSFQ) logic circuits the development of superconductive analog-to-digital converter has attracted a lot of interests as one of the most prospective area of the application of Josephson Junction technology. One of the main advantages in using Rapid Single Flux Quantum logic in the analog-to-digital converter is the low voltage output from the Josephson junction switching, and hence the high resolution. To design an 1-bit analog-digital converter, first we have used XIC tool to compose a circuit schematic, and then studied the operational principle of the circuit with WRSPICE tool. Through this process, we obtained the proper circuit diagram of an 1-bit analog-digital converter circuit. Based on this circuit we performed margin calculations of the designed circuits and optimized circuit parameters. The optimized circuit was laid out as a mask drawing. Inductance values of the circuit layout were calculated with L-meter. Circuit inductors were adjusted according to these calculations and the final layout was obtained.

  • PDF

1.5 V Sub-mW CMOS Interface Circuit for Capacitive Sensor Applications in Ubiquitous Sensor Networks

  • Lee, Sung-Sik;Lee, Ah-Ra;Je, Chang-Han;Lee, Myung-Lae;Hwang, Gunn;Choi, Chang-Auck
    • ETRI Journal
    • /
    • v.30 no.5
    • /
    • pp.644-652
    • /
    • 2008
  • In this paper, a low-power CMOS interface circuit is designed and demonstrated for capacitive sensor applications, which is implemented using a standard 0.35-${\mu}m$ CMOS logic technology. To achieve low-power performance, the low-voltage capacitance-to-pulse-width converter based on a self-reset operation at a supply voltage of 1.5 V is designed and incorporated into a new interface circuit. Moreover, the external pulse signal for the reset operation is made unnecessary by the employment of the self-reset operation. At a low supply voltage of 1.5 V, the new circuit requires a total power consumption of 0.47 mW with ultra-low power dissipation of 157 ${\mu}W$ of the interface-circuit core. These results demonstrate that the new interface circuit with self-reset operation successfully reduces power consumption. In addition, a prototype wireless sensor-module with the proposed circuit is successfully implemented for practical applications. Consequently, the new CMOS interface circuit can be used for the sensor applications in ubiquitous sensor networks, where low-power performance is essential.

  • PDF

Simulation of Power IGBT and Transient Analysis (전력용 IGBT의 시뮬레이션과 과도 해석)

  • 서영수
    • Journal of the Korea Society for Simulation
    • /
    • v.4 no.2
    • /
    • pp.41-60
    • /
    • 1995
  • The IGBT(Insulated Gate Bipolar Transistor) is a power semiconductor device that has gained acceptance among circuit design engineers for motor drive and power converter applications. IGBT devices(International Rectifier, Proposed proposed model etc) have the best features of both power MOSFETs and power bipolar transistors, i.e., efficient voltage gate drive requirememts and high current density capability. When designing circuit and systems that utilize IGBTs or other power semiconductor devices, circuit simulations are needed to examine how the devices affect the behavior of the circuit. The interaction of the IGBT with the load circuit can be described using the device model and the state equation of the load circuit. The voltage rise rate at turn-off for inductive loads varies significantly for IGBTs with different base life times, and this rate of rise is important in determing the voltage overshoot for a given series resistor-inductor load circuit. Excessive voltage overshoot is potentially destructive, so a snubber protection circuit may be required. The protection circuit requirements are unique for the IGBT and can be examined using the model. The IGBT model in this paper is verified by comparing the results of the model with experimented results for various circuit operating conditions. The model performs well and describes experimented results accurately for the range of static and dynamic condition in which the device is intended to be operated.

  • PDF

Highly Robust AHHVSCR-Based ESD Protection Circuit

  • Song, Bo Bae;Koo, Yong Seo
    • ETRI Journal
    • /
    • v.38 no.2
    • /
    • pp.272-279
    • /
    • 2016
  • In this paper, a new structure for an advanced high holding voltage silicon controlled rectifier (AHHVSCR) is proposed. The proposed new structure specifically for an AHHVSCR-based electrostatic discharge (ESD) protection circuit can protect integrated circuits from ESD stress. The new structure involves the insertion of a PMOS into an AHHVSCR so as to prevent a state of latch-up from occurring due to a low holding voltage. We use a TACD simulation to conduct a comparative analysis of three types of circuit - (i) an AHHVSCR-based ESD protection circuit having the proposed new structure (that is, a PMOS inserted into the AHHVSCR), (ii) a standard AHHVSCR-based ESD protection circuit, and (iii) a standard HHVSCR-based ESD protection circuit. A circuit having the proposed new structure is fabricated using $0.18{\mu}m$ Bipolar-CMOS-DMOS technology. The fabricated circuit is also evaluated using Transmission-Line Pulse measurements to confirm its electrical characteristics, and human-body model and machine model tests are used to confirm its robustness. The fabricated circuit has a holding voltage of 18.78 V and a second breakdown current of more than 8 A.

A Study on implementation of Simplify Chua's Circuit without L component (L성분이 없는 간략화 Chua 회로 구현에 관한 연구)

  • Shon, Youngwoo;Bae, Youngchul
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.5 no.1
    • /
    • pp.17-22
    • /
    • 2010
  • Generally, there are Chua's Circuit, Lorenz Circuit and Duffing circuit in the chaos circuit. Among these chaos circuits, Chua's circuit is well known to make the electronic parts easily. Chua's circuit is the constitute of the linearelements. These are constitute of Resistor component(R), inductor component(L), capacitor(C), and nonlinear element which is constitute of nonlinear resistor. However, L element have a difficult problem to implement real hardware by using commercial parts. Due to this, it has a saturation characteristic. In this paper, we analyzed the simplified Chua's circuit which is replace L to C by PSPICE program. Because L element has a difficult problem to make a real hardware, L has a saturation characteristic and we also confirm this analysis as the result.