• Title/Summary/Keyword: chip area

Search Result 940, Processing Time 0.03 seconds

A Fully Digital Automatic Gain Control System with Wide Dynamic Range Power Detectors for DVB-S2 Application (넓은 동적 영역의 파워 검출기를 이용한 DVB-S2용 디지털 자동 이득 제어 시스템)

  • Pu, Young-Gun;Park, Joon-Sung;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.9
    • /
    • pp.58-67
    • /
    • 2009
  • This paper presents a fully digital gain control system with a new high bandwidth and wide dynamic range power detector for DVB-S2 application. Because the peak-to-average power ratio (PAPR) of DVB-S2 system is so high and the settling time requirement is so stringent, the conventional closed-loop analog gain control scheme cannot be used. The digital gain control is necessary for the robust gain control and the direct digital interface with the baseband modem. Also, it has several advantages over the analog gain control in terms of the settling time and insensitivity to the process, voltage and temperature variation. In order to have a wide gain range with fine step resolution, a new AGC system is proposed. The system is composed of high-bandwidth digital VGAs, wide dynamic range power detectors with RMS detector, low power SAR type ADC, and a digital gain controller. To reduce the power consumption and chip area, only one SAR type ADC is used, and its input is time-interleaved based on four power detectors. Simulation and measurement results show that the new AGC system converges with gain error less than 0.25 dB to the desired level within $10{\mu}s$. It is implemented in a $0.18{\mu}m$ CMOS process. The measurement results of the proposed IF AGC system exhibit 80-dB gain range with 0.25-dB resolution, 8 nV/$\sqrt{Hz}$ input referred noise, and 5-dBm $IIP_3$ at 60-mW power consumption. The power detector shows the 35dB dynamic range for 100 MHz input.

A 10b 50MS/s Low-Power Skinny-Type 0.13um CMOS ADC for CIS Applications (CIS 응용을 위해 제한된 폭을 가지는 10비트 50MS/s 저 전력 0.13um CMOS ADC)

  • Song, Jung-Eun;Hwang, Dong-Hyun;Hwang, Won-Seok;Kim, Kwang-Soo;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.5
    • /
    • pp.25-33
    • /
    • 2011
  • This work proposes a skinny-type 10b 50MS/s 0.13um CMOS three-step pipeline ADC for CIS applications. Analog circuits for CIS applications commonly employ a high supply voltage to acquire a sufficiently acceptable dynamic range, while digital circuits use a low supply voltage to minimize power consumption. The proposed ADC converts analog signals in a wide-swing range to low voltage-based digital data using both of the two supply voltages. An op-amp sharing technique employed in residue amplifiers properly controls currents depending on the amplification mode of each pipeline stage, optimizes the performance of op-amps, and improves the power efficiency. In three FLASH ADCs, the number of input stages are reduced in half by the interpolation technique while each comparator consists of only a latch with low kick-back noise based on pull-down switches to separate the input nodes and output nodes. Reference circuits achieve a required settling time only with on-chip low-power drivers and digital correction logic has two kinds of level shifter depending on signal-voltage levels to be processed. The prototype ADC in a 0.13um CMOS to support 0.35um thick-gate-oxide transistors demonstrates the measured DNL and INL within 0.42LSB and 1.19LSB, respectively. The ADC shows a maximum SNDR of 55.4dB and a maximum SFDR of 68.7dB at 50MS/s, respectively. The ADC with an active die area of 0.53$mm^2$ consumes 15.6mW at 50MS/s with an analog voltage of 2.0V and two digital voltages of 2.8V ($=D_H$) and 1.2V ($=D_L$).

Study on the Neural Network for Handwritten Hangul Syllabic Character Recognition (수정된 Neocognitron을 사용한 필기체 한글인식)

  • 김은진;백종현
    • Korean Journal of Cognitive Science
    • /
    • v.3 no.1
    • /
    • pp.61-78
    • /
    • 1991
  • This paper descibes the study of application of a modified Neocognitron model with backward path for the recognition of Hangul(Korean) syllabic characters. In this original report, Fukushima demonstrated that Neocognitron can recognize hand written numerical characters of $19{\times}19$ size. This version accepts $61{\times}61$ images of handwritten Hangul syllabic characters or a part thereof with a mouse or with a scanner. It consists of an input layer and 3 pairs of Uc layers. The last Uc layer of this version, recognition layer, consists of 24 planes of $5{\times}5$ cells which tell us the identity of a grapheme receiving attention at one time and its relative position in the input layer respectively. It has been trained 10 simple vowel graphemes and 14 simple consonant graphemes and their spatial features. Some patterns which are not easily trained have been trained more extrensively. The trained nerwork which can classify indivisual graphemes with possible deformation, noise, size variance, transformation or retation wre then used to recongnize Korean syllabic characters using its selective attention mechanism for image segmentation task within a syllabic characters. On initial sample tests on input characters our model could recognize correctly up to 79%of the various test patterns of handwritten Korean syllabic charactes. The results of this study indeed show Neocognitron as a powerful model to reconginze deformed handwritten charavters with big size characters set via segmenting its input images as recognizable parts. The same approach may be applied to the recogition of chinese characters, which are much complex both in its structures and its graphemes. But processing time appears to be the bottleneck before it can be implemented. Special hardware such as neural chip appear to be an essestial prerquisite for the practical use of the model. Further work is required before enabling the model to recognize Korean syllabic characters consisting of complex vowels and complex consonants. Correct recognition of the neighboring area between two simple graphemes would become more critical for this task.

Estimation of the Accuracy of Genomic Breeding Value in Hanwoo (Korean Cattle) (한우의 유전체 육종가의 정확도 추정)

  • Lee, Seung Soo;Lee, Seung Hwan;Choi, Tae Jeong;Choy, Yun Ho;Cho, Kwang Hyun;Choi, You Lim;Cho, Yong Min;Kim, Nae Soo;Lee, Jung Jae
    • Journal of Animal Science and Technology
    • /
    • v.55 no.1
    • /
    • pp.13-18
    • /
    • 2013
  • This study was conducted to estimate the Genomic Estimated Breeding Value (GEBV) using Genomic Best Linear Unbiased Prediction (GBLUP) method in Hanwoo (Korean native cattle) population. The result is expected to adapt genomic selection onto the national Hanwoo evaluation system. Carcass weight (CW), eye muscle area (EMA), backfat thickness (BT), and marbling score (MS) were investigated in 552 Hanwoo progeny-tested steers at Livestock Improvement Main Center. Animals were genotyped with Illumina BovineHD BeadChip (777K SNPs). For statistical analysis, Genetic Relationship Matrix (GRM) was formulated on the basis of genotypes and the accuracy of GEBV was estimated with 10-fold Cross-validation method. The accuracies estimated with cross-validation method were between 0.915~0.957. In 534 progeny-tested steers, the maximum difference of GEBV accuracy compared to conventional EBV for CW, EMA, BT, and MS traits were 9.56%, 5.78%, 5.78%, and 4.18% respectively. In 3,674 pedigree traced bulls, maximum increased difference of GEBV for CW, EMA, BT, and MS traits were increased as 13.54%, 6.50%, 6.50%, and 4.31% respectively. This showed that the implementation of genomic pre-selection for candidate calves to test on meat production traits could improve the genetic gain by increasing accuracy and reducing generation interval in Hanwoo genetic evaluation system to select proven bulls.

Switching and Leakage-Power Suppressed SRAM for Leakage-Dominant Deep-Submicron CMOS Technologies (초미세 CMOS 공정에서의 스위칭 및 누설전력 억제 SRAM 설계)

  • Choi Hoon-Dae;Min Kyeong-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.3 s.345
    • /
    • pp.21-32
    • /
    • 2006
  • A new SRAM circuit with row-by-row activation and low-swing write schemes is proposed to reduce switching power of active cells as well as leakage one of sleep cells in this paper. By driving source line of sleep cells by $V_{SSH}$ which is higher than $V_{SS}$, the leakage current can be reduced to 1/100 due to the cooperation of the reverse body-bias. Drain Induced Barrier Lowering (DIBL), and negative $V_{GS}$ effects. Moreover, the bit line leakage which may introduce a fault during the read operation can be eliminated in this new SRAM. Swing voltage on highly capacitive bit lines is reduced to $V_{DD}-to-V_{SSH}$ from the conventional $V_{DD}-to-V_{SS}$ during the write operation, greatly saving the bit line switching power. Combining the row-by-row activation scheme with the low-swing write does not require the additional area penalty. By the SPICE simulation with the Berkeley Predictive Technology Modes, 93% of leakage power and 43% of switching one are estimated to be saved in future leakage-dominant 70-un process. A test chip has been fabricated using $0.35-{\mu}m$ CMOS process to verify the effectiveness and feasibility of the new SRAM, where the switching power is measured to be 30% less than the conventional SRAM when the I/O bit width is only 8. The stored data is confirmed to be retained without loss until the retention voltage is reduced to 1.1V which is mainly due to the metal shield. The switching power will be expected to be more significant with increasing the I/O bit width.

A Hardware Implementation of Image Scaler Based on Area Coverage Ratio (면적 점유비를 이용한 영상 스케일러의 설계)

  • 성시문;이진언;김춘호;김이섭
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.3
    • /
    • pp.43-53
    • /
    • 2003
  • Unlike in analog display devices, the physical screen resolution in digital devices are fixed from the manufacturing. It is a weak point on digital devices. The screen resolution displayed in digital display devices is varied. Thus, interpolation or decimation of the resolution on the display is needed to make the input pixels equal to the screen resolution., This process is called image scaling. Many researches have been developed to reduce the hardware cost and distortion of the image of image scaling algorithm. In this paper, we proposed a Winscale algorithm. which modifies the scale up/down in continuous domain to the scale up/down in discrete domain. Thus, the algorithm is suitable to digital display devices. Hardware implementation of the image scaler is performed using Verilog XL and chip is fabricated in a 0.5${\mu}{\textrm}{m}$ Samsung SOG technology. The hardware costs as well as the scalabilities are compared with the conventional image scaling algorithms that are used in other software. This Winscale algorithm is proved more scalable than other image-scaling algorithm, which has similar H/W cost. This image-scaling algorithm can be used in various digital display devices that need image scaling process.

Genomic selection through single-step genomic best linear unbiased prediction improves the accuracy of evaluation in Hanwoo cattle

  • Park, Mi Na;Alam, Mahboob;Kim, Sidong;Park, Byoungho;Lee, Seung Hwan;Lee, Sung Soo
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.33 no.10
    • /
    • pp.1544-1557
    • /
    • 2020
  • Objective: Genomic selection (GS) is becoming popular in animals' genetic development. We, therefore, investigated the single-step genomic best linear unbiased prediction (ssGBLUP) as tool for GS, and compared its efficacy with the traditional pedigree BLUP (pedBLUP) method. Methods: A total of 9,952 males born between 1997 and 2018 under Hanwoo proven-bull selection program was studied. We analyzed body weight at 12 months and carcass weight (kg), backfat thickness, eye muscle area, and marbling score traits. About 7,387 bulls were genotyped using Illumina 50K BeadChip Arrays. Multiple-trait animal model analyses were performed using BLUPF90 software programs. Breeding value accuracy was calculated using two methods: i) Pearson's correlation of genomic estimated breeding value (GEBV) with EBV of all animals (rM1) and ii) correlation using inverse of coefficient matrix from the mixed-model equations (rM2). Then, we compared these accuracies by overall population, info-type (PHEN, phenotyped-only; GEN, genotyped-only; and PH+GEN, phenotyped and genotyped), and bull-types (YBULL, young male calves; CBULL, young candidate bulls; and PBULL, proven bulls). Results: The rM1 estimates in the study were between 0.90 and 0.96 among five traits. The rM1 estimates varied slightly by population and info-type, but noticeably by bull-type for traits. Generally average rM2 estimates were much smaller than rM1 (pedBLUP, 0.40 to0.44; ssGBLUP, 0.41 to 0.45) at population level. However, rM2 from both BLUP models varied noticeably across info-types and bull-types. The ssGBLUP estimates of rM2 in PHEN, GEN, and PH+ GEN ranged between 0.51 and 0.63, 0.66 and 0.70, and 0.68 and 0.73, respectively. In YBULL, CBULL, and PBULL, the rM2 estimates ranged between 0.54 and 0.57, 0.55 and 0.62, and 0.70 and 0.74, respectively. The pedBLUP based rM2 estimates were also relatively lower than ssGBLUP estimates. At the population level, we found an increase in accuracy by 2.0% to 4.5% among traits. Traits in PHEN were least influenced by ssGBLUP (0% to 2.0%), whereas the highest positive changes were in GEN (8.1% to 10.7%). PH+GEN also showed 6.5% to 8.5% increase in accuracy by ssGBLUP. However, the highest improvements were found in bull-types (YBULL, 21% to 35.7%; CBULL, 3.3% to 9.3%; PBULL, 2.8% to 6.1%). Conclusion: A noticeable improvement by ssGBLUP was observed in this study. Findings of differential responses to ssGBLUP by various bulls could assist in better selection decision making as well. We, therefore, suggest that ssGBLUP could be used for GS in Hanwoo proven-bull evaluation program.

A Study on the Evaluation of Patient Dose in Interventional Radiology (중재적방사선검사에서 환자 피폭선량에 관한 연구)

  • Park, Hyung-Sin;Lim, Cheong-Hwan;Kang, Byung-Sam;You, In-Gyu;Jung, Hong-Ryang
    • Journal of radiological science and technology
    • /
    • v.35 no.4
    • /
    • pp.299-308
    • /
    • 2012
  • To perform patient dose surveys in major interventional radiography procedures as a mean of inter-institutional comparison and of establishing reference dose levels with the ultimate goal of optimizing patient doses in the field of interventional radiography. We reviewed international patient dose survey data in the literature and measured patient dose in major interventional radiography procedures (TACE, AVF, PTBD, TFCA, GDC embolization). ESD(Entrance Skin Dose) was measured using TLD chips attached to the patient skin and ED(Effective Dose) was calculated using angiography unit-derived DAP. A survey of patient dose in interventional radiography procedures were also performed with a questionnaire for interventional radiologists and we proposed a guideline for optimizing patient doses in the field of interventional radiology. The patient dose survey data in interventional radiography procedures were very rare in literature compared with those in diagnostic radiography procedures. In TACE, the mean ED was 25.43 mSv and the mean ESD was 511.75 mGy. The mean ED of TACE was not high, but the cumulative dose should be checked, due to longer procedure TACE. In TFCA, the mean ED was 22.6 mSv and it was relatively high compared with data of other countries. In GDC embolization, the mean ED was not available, because GDC embolization was performed with old Image-Intensifier-type unit and there has no unit-installed ionization chamber. Also, the mean ESD of GDC embolization was up to 2,264 mGy and further studies are needed to calculate the net ED of GDC embolization. Patient dose occurred during interventional radiography procedures are high related with the difficulty of the procedure, fluoroscopy time, the number of angiographies and the treatment protocol. Therefore, continuous education and efforts should be made to optimize the patient dose in the field of interventional radiology.

Characteristic of mycelial growth of cauliflower mushroom (Sparassis latifolia) using replacement culture with Trichoderma and rDNA analysis in genealogy of crossbreeding strain (푸른곰팡이 대치배양에 의한 꽃송이버섯 균사 생장 특성 및 계통간 교잡균주의 rDNA 분석)

  • Oh, Deuk-Sil;Kim, Hyun-Suk;Kim, Young;Wi, An-Jin;Yoon, Byung-Sun;Park, Whoa-Shig;Park, Hyeong-Ho;Wang, Seung-Jin
    • Journal of Mushroom
    • /
    • v.12 no.1
    • /
    • pp.41-51
    • /
    • 2014
  • Cauliflower mushroom widely known high concent of ${\beta}$-glucan for farm cultivation invigoration verified characteristics of mycelia growth, genetic diversity, resistance to Trichoderma by replacement culture with Trichoderma and growth characteristics of new variety crossbleeding strain. The result of replacement culture with Trichoderma for verification resistance about Trichoderma, 6951 (T. viride) strain did not show special change after formation of confrontation line and 6952 (T. spp.) strain was showed more formation of spore after formation of confrontation line. But 6426 (T. harzianum) strain found to encroach part of growth area of cauliflower mushroom mycelia. Among 10 kinds cauliflower mushroom strain, JF02-06 strain collected by Gurye, found did not spore of Trichoderma and thought to be resistant to Trichoderma. The result of crossbleeding after selected that mother strain good growth and formation of fruit body, verified good mycelia growth at JF02-47, 49 and 50 strain in Korean pine of wood-chip media. The result of gene sequence about ITS1, 5.8S and ITS4 for analysis of genetic diversity at crossbleeding strain, found high significance to other cauliflower mushroom in registered Genebank. The result of growth characteristic of spore and mycelia of cauliflower mushroom by observation microscope, size of spore showed water drop shape to major axis $6{\mu}m$ and minor axis $5{\mu}m$ and clamp showed 3 types in mycelia. The wide of mycelia was $3{\mu}m$. The characteristic of mycelia of cauliflower mushroom found to grow mycelia in clamp at approximately 50%. The growth speed of mycelia was $0.507{\mu}m/min$ and 2nd mycelia grown similar speed to mother mycelia at parallel with mother mycelia after growth speed at $0.082{\mu}m/min$. The formation of clamp made small clamp for 5 hours after shown transfer of electrolyte in mycelia inside. The septum formation started after 3 hours and then finally completed after 2 hours. In this study, strain of cauliflower mushroom verified resistance of Trichoderma, genetic diversity and characteristic of mycelia growth. Therefore, basic knowledge of cauliflower mushroom will improve and further contribute to development of mushroom industry.

A 13b 100MS/s 0.70㎟ 45nm CMOS ADC for IF-Domain Signal Processing Systems (IF 대역 신호처리 시스템 응용을 위한 13비트 100MS/s 0.70㎟ 45nm CMOS ADC)

  • Park, Jun-Sang;An, Tai-Ji;Ahn, Gil-Cho;Lee, Mun-Kyo;Go, Min-Ho;Lee, Seung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.3
    • /
    • pp.46-55
    • /
    • 2016
  • This work proposes a 13b 100MS/s 45nm CMOS ADC with a high dynamic performance for IF-domain high-speed signal processing systems based on a four-step pipeline architecture to optimize operating specifications. The SHA employs a wideband high-speed sampling network properly to process high-frequency input signals exceeding a sampling frequency. The SHA and MDACs adopt a two-stage amplifier with a gain-boosting technique to obtain the required high DC gain and the wide signal-swing range, while the amplifier and bias circuits use the same unit-size devices repeatedly to minimize device mismatch. Furthermore, a separate analog power supply voltage for on-chip current and voltage references minimizes performance degradation caused by the undesired noise and interference from adjacent functional blocks during high-speed operation. The proposed ADC occupies an active die area of $0.70mm^2$, based on various process-insensitive layout techniques to minimize the physical process imperfection effects. The prototype ADC in a 45nm CMOS demonstrates a measured DNL and INL within 0.77LSB and 1.57LSB, with a maximum SNDR and SFDR of 64.2dB and 78.4dB at 100MS/s, respectively. The ADC is implemented with long-channel devices rather than minimum channel-length devices available in this CMOS technology to process a wide input range of $2.0V_{PP}$ for the required system and to obtain a high dynamic performance at IF-domain input signal bands. The ADC consumes 425.0mW with a single analog voltage of 2.5V and two digital voltages of 2.5V and 1.1V.