• Proceedings of the IEEK Conference
• /
• 1998.06a
• /
• pp.110-113
• /
• 1998

An analysis of the relationship between a linear amplifier chain and an analog-to-digital converter(ADC) in a digital microwave widevand receiver, with respect to sensitivity and dynamic range issues, is presented. The effects of gain, third-order intermodulation products and ADC characteristics on the performance of the receiver are illustrated and design criteria for the linear amplifier chain given a specified ADC are developed. A computer program is used to calculate theretical receiver performance based on gain and third-order intermodulation product selections. Simulated results are also presented and compared with theoretical values.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.28 no.8
• /
• pp.90-97
• /
• 2014

This paper presents a compensation method of unbalanced phase currents in interleaved bi-directional converters. Phase currents in interleaved bi-directional converter are apt to be unbalanced due to circuit parameter error and switch operation difference. This problem causes the switch element failure and the reduced efficiency of the converter. Therefore, it is necessary that a certain balance control algorithm is provided in interleaved bi-directional converter system. In this paper, a balance control algorithm based on the circular chain control method is proposed. Further, in order to reduce the number of phase current sensors, this paper shows a simple method in which phase currents can be extracted indirectly through a DC-link current sensor in both charging and discharging modes. The validity and the effectiveness of the proposed phase currents balance control algorithm are illustrated through the simulation results.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.25 no.5
• /
• pp.677-684
• /
• 2021

This paper presents a time-to-digital converter for measuring absolute time differences. The time-to-digital converter was designed and fabricated in 0.18-um CMOS technology and it can be applied to Light Detection and Ranging system which requires long time-cover range and 50ps time resolution. Since designed time-to-digital converter adopted the reference clock of 625MHz generated by phase locked loop, it could have absolute time resolution of 50ps after automatic calibration and its cover range was over than 800ns. The time-to-digital converter adopted a counter and chain delay lines for time measurement. The counter is used for coarse time measurement and chain delay lines are used for fine time measurement. From many times experiments, fabricated time-to-digital converter has 50 ps time resolution with maximum INL of 0.8 LSB and its power consumption is about 70 mW.

• Journal of the Korean Society for Marine Environment & Energy
• /
• v.14 no.3
• /
• pp.184-191
• /
• 2011

Preliminary design of a mooring system for a floating wave energy converter(WEC) is performed. A mooring line is designed to consist of two parts; the one is a chain in heavy weight laid on the seabed and linked to an anchor on the seabed and the other is a light weight chain suspended at a floater. A high weight chain laid on the seabed can contribute to mitigate dynamic energy propagated from top oscillation and decrease anchor weight and volume. Through a low weight chain suspended between a floater and seabed the WEC's function to produce energy from wave can be affected in minimum by the motion of a chain. The static and dynamic analyses for the designed mooring system were carried out to evaluate WEC system's safety. The present study shows that the designed gravity anchor moves horizontally due to the tension exerted on the anchor in the severe ocean environmental condition. The present mooring system should be redesigned to satisfy the safety requirements. The present study will be useful to predict the safety of the mooring system under ocean environment.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.7
• /
• pp.1372-1377
• /
• 2011

This paper proposes the control method of MPPT(maximum power point tracking) for the wind energy generation system using the duty ratio control of boost type DC-DC converter. For a lower cost and a higher reliability, the wind and the generator velocity sensors are removed. MPPT control is implemented by changing the duty ratio of the boost converter. Chain rule is applied by using each function. The grid side inverter is controlled to regulate unity power factor. The proposed control method was analyzed mathematically and verified by the computer simulation using PSIM.

• Journal of information and communication convergence engineering
• /
• v.13 no.4
• /
• pp.235-240
• /
• 2015

A decimation chain for multi-standard reconfigurable radios is presented for 900-MHz and 1,900-MHz dual-band cellular standards with a data interpolator based on the Lagrange method for adjusting the variable data rate to a fixed data rate appropriate for each standard. The two proposed configurations are analyzed and compared to provide insight into aliasing and the signal bandwidth by means of a newly introduced measure called interpolation error. The average interpolation error is reduced as the ratio of the sampling frequency to the signal BW is increased. The decimation chain and the multi-rate analog-to-digital converter are simulated to compute the interpolation error and the output signal-to-noise ratio. Further, a method to operate the above-mentioned chain under a compressed mode of operation is proposed in order to guarantee continuous packet connectivity for inter-radio-access technologies. The presented decimation chain can be applied to LTE, WCDMA, GSM multi-mode multi-band digital front-end which will ultimately lead to the software-defined radio.

• Nuclear Engineering and Technology
• /
• v.55 no.2
• /
• pp.484-492
• /
• 2023

Time-to-digital converters (TDCs) based on the tapped delay line (TDL) architecture have been widely used in various applications requiring a precise time measurement. However, the poor uniformity of the propagation delays in the TDL implemented on FPGA leads to bubble error and large nonlinearity of the TDC. The purpose of this study was to develop an advanced TDC architecture capable of minimizing the bubble errors and improving the linearity. To remove the bubble errors, the decimated delay line (DDL) architecture was implemented on the UltraScale + FPGA; meanwhile, to improve the linearity of the TDC, a histogram uniformization (HU) and multi-chain TDL (MCT) methods were developed and implemented on the FPGA. The integral nonlinearities (INLs) and differential nonlinearities (DNLs) of the plain TDCs with the 'HU method' (HU TDC) and with 'both HU and MCT methods' (HU-MCT TDC) were measured and compared to those of the TDC with 'DDL alone' (plain TDC). The linearity of HU-MCT TDC were superior to those of the plain TDC and HU TDC. The experiment results indicated that HU-MCT TDC developed in this study was useful for improving the linearity of the TDC, which allowed for high timing resolution to be achieved.

• Proceedings of the KIPE Conference
• /
• 2002.07a
• /
• pp.334-338
• /
• 2002

본 논문에서는 중$\cdot$대용량급을 위한 전압원 인버터의 출력전압 파형을 개선하기 위한 새로운 3상 전압원 인버터를 제안한다. 보조회로로서 사용한 Chain 컨버터로 리플전압을 발생시키고 이를 기존의 12-스? 인버터에 주입하는데 한 대의 링크를 사용하면 12-스? 동작이 36-스?으로 또한 두 대의 링크를 사용하면 60-스?으로 전환된다. 시뮬레이션을 통하여 본 방식의 타당성을 입증하였고 최종논문에서는 실험결과를 제시하고자 한다.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.8
• /
• pp.156-164
• /
• 2014

In a delay line type of a time-to-digital converter implemented in Field Programmable Gate Array, the timing accuracy decreases for a longer carry chain. In this paper, we propose a structure that has a multi-phase clock and a state machine to check metastability; this would reduce the required length of the carry chain with the same time resolution. To reduce the errors caused by the time difference in the four delay lines associated with a four-phase clock, the proposed TDC generates a single input pulse from four phase clocks and uses a single delay line. Moreover, the state machine is designed to find the phase clock that is used to generate the single input pulse and determine the metastable state without a synchronizer. With the measurement range of 1 ms, the measured resolution was 22 ps, and the non-linearity was 25 ps.

• International Journal of Internet, Broadcasting and Communication
• /
• v.14 no.2
• /
• pp.79-88
• /
• 2022

Recently, securing stable supply of fresh food is deemed as one of the important tasks. Accordingly, now the presence of cold chain along with the needs of a comfortable and healthy life is growing as the online market expands and the contactless industry grows, however, cold chain is being studied only in the aspect of ground and sea transportation. And, due to global warming and strengthening global environmental regulations, we believe that it is necessary to convert the existing road-centered logistics system into a railway-centered logistics system, a low-carbon transportation means. Therefore, in this paper we calculated the maximum energy required by the reefer container as a basic research necessary for constructing the low temperature distribution and cold chain based on the reefer container railway, and conducted a study on methods of supplying the reefer container power utilizing 1. tramline, 2. battery, 3. generator. The results of this paper can be utilized as a foundational study for building a cold chain based on a reefer container dedicated to freight trains in the future.