• 제목/요약/키워드: cascaded H-bridge

검색결과 142건 처리시간 0.024초

Capacitors Energy Strategy Based Cascaded H-Bridge Converter for DC Port Failures

  • Peng, Xu;Liu, Xiaohan;Yang, Guolong;Liu, Xijun;Gao, Lixia;Zhu, Xinyu
    • Journal of Power Electronics
    • /
    • 제19권5호
    • /
    • pp.1133-1141
    • /
    • 2019
  • In this paper, a capacitors energy strategy based Cascaded H-bridge Converter (CHBC) for steady DC link voltage is proposed, which allow the CHBC to work while DC power fails. The topology of the CHBC is analyzed to construct the proposed strategy. The capacitors energy strategy is deduced based on the principle that the DC link voltage should be steady, the switch state should be smooth and the switch frequency should be normal. Experiments based on a three-module prototype, including static experiment, start experiment and step change experiment, proves the correctness of the strategy. They also verified the excellent fault tolerance ability and good dynamic performance of the proposed strategy.

CHB 인버터 셀의 데드타임 구현 방법 (Dead-Time Implementation Method for CHB Inverter Cells)

  • 김경서
    • 전력전자학회논문지
    • /
    • 제26권1호
    • /
    • pp.59-65
    • /
    • 2021
  • This study proposes a dead-time implementation method suitable for cell voltage control of a cascaded H-bridge (CHB) inverter. The PWM module of an existing microcontroller cannot generate a maximum voltage due to the dead-time effect when used as the cell controller of the CHB inverter. In the proposed method, the operation method of the PWM module was changed without using the dead time module included in the existing microcontroller, so that the cell output voltage can be increased to the maximum voltage without voltage discontinuity. During the maximum voltage generation period, the full turn-on state can be maintained without unnecessary switching. The validity of the proposed method is confirmed through an experiment.

Cascaded Multi-Level Inverter Based IPT Systems for High Power Applications

  • Li, Yong;Mai, Ruikun;Yang, Mingkai;He, Zhengyou
    • Journal of Power Electronics
    • /
    • 제15권6호
    • /
    • pp.1508-1516
    • /
    • 2015
  • A single phase H-bridge inverter is employed in conventional Inductive Power Transfer (IPT) systems as the primary side power supply. These systems may not be suitable for some high power applications, due to the constraints of the power electronic devices and the cost. A high-frequency cascaded multi-level inverter employed in IPT systems, which is suitable for high power applications, is presented in this paper. The Phase Shift Pulse Width Modulation (PS-PWM) method is proposed to realize power regulation and selective harmonic elimination. Explicit solutions against phase shift angle and pulse width are given according to the constraints of the selective harmonic elimination equation and the required voltage to avoid solving non-linear transcendental equations. The validity of the proposed control approach is verified by the experimental results obtained with a 2kW prototype system. This approach is expected to be useful for high power IPT applications, and the output power of each H-bridge unit is identical by the proposed approach.

Analysis and Control of a Modular MV-to-LV Rectifier based on a Cascaded Multilevel Converter

  • Iman-Eini, Hossein;Farhangi, Shahrokh;Khakbazan-Fard, Mahboubeh;Schanen, Jean-Luc
    • Journal of Power Electronics
    • /
    • 제9권2호
    • /
    • pp.133-145
    • /
    • 2009
  • In this paper a modular high performance MV-to-LV rectifier based on a cascaded H-bridge rectifier is presented. The proposed rectifier can directly connect to the medium voltage levels and provide a low-voltage and highly-stable DC interface with the consumer applications. The input stage eliminates the necessity for heavy and bulky step-down transformers. It corrects the input power factor and maintains the voltage balance among the individual DC buses. The second stage includes the high frequency parallel-output DC/DC converters which prepares the galvanic isolation, regulates the output voltage, and attenuates the low frequency voltage ripple ($2f_{line}$) generated by the first stage. The parallel-output converters can work in interleaving mode and the active load-current sharing technique is utilized to balance the load power among them. The detailed analysis for modeling and control of the proposed structure is presented. The validity and performance of the proposed topology is verified by simulation and experimental results.

Improving the Solution Range in Selective Harmonic Mitigation Pulse Width Modulation Technique for Cascaded Multilevel Converters

  • Najjar, Mohammad;Iman-Eini, Hossein;Moeini, Amirhossein;Farhangi, Shahrokh
    • Journal of Power Electronics
    • /
    • 제17권5호
    • /
    • pp.1186-1194
    • /
    • 2017
  • This paper proposes an improved low frequency Selective Harmonic Mitigation-PWM (SHM-PWM) technique. The proposed method mitigates the low order harmonics of the output voltage up to the $50^{th}$ harmonic well and satisfies the grid codes EN 50160 and CIGRE-WG 36-05. Using a modified criterion for the switching angles, the range of the modulation index for non-linear SHM equations is improved, without increasing the switching frequency of the CHB converter. Due to the low switching frequency of the CHB converter, mitigating the harmonics of the converter up to the $50^{th}$ order and finding a wider modulation index range, the size and cost of the passive filters can be significantly reduced with the proposed technique. Therefore, the proposed technique is more efficient than the conventional SHM-PWM. To verify the effectiveness of the proposed method, a 7-level Cascaded H-bridge (CHB) converter is utilized for the study. Simulation and experimental results confirm the validity of the above claims.

H-Bridge 7-레벨 인버터 구동시 고압 유도전동기에서 발생하는 과도전압 저감을 위한 필터기술 (Filtering Techniques to Reduce the Transient Voltage of High Voltage Induction Motor on H-bridge cascaded 7- level Inverte)

  • 권영목;김재철;김용성;이양진
    • 한국조명전기설비학회:학술대회논문집
    • /
    • 한국조명전기설비학회 2005년도 춘계학술대회논문집
    • /
    • pp.47-50
    • /
    • 2005
  • In this paper, we investigate a filtering technique to reduce the adverse effect of long motor leads on H-bridge cascaded 7-level inverter fed ac motor drive. The switching surge voltage becomes the major cause to occur the insulation failure by serious voltage stress in the stator winding of high voltage induction motor. However, the effect of switching surge appears un seriousin high voltage induction motor than low voltage induction motor. Consequently, we demonstrated that the filter connected to the motor terminals greatly reduces the transient voltage stress and ringing, moreover we show lowers the dv/dt of the inverter switching pulse. The results of simulation show the suppression of dv/dt and the reduced peak voltage at the motor end of a long cable.

  • PDF

Modeling and Experimental Validation of 5-level Hybrid H-bridge Multilevel Inverter Fed DTC-IM Drive

  • Islam, Md. Didarul;Reza, C.M.F.S.;Mekhilef, Saad
    • Journal of Electrical Engineering and Technology
    • /
    • 제10권2호
    • /
    • pp.574-585
    • /
    • 2015
  • This paper aims to improve the performance of conventional direct torque control (DTC) drives proposed by Takahashi by extending the idea for 5-level inverter. Hybrid cascaded H-bridge topology is used to achieve inverter voltage vector composed of 5-level of voltage. Although DTC is very popular for its simplicity but it suffers from some disadvantages like- high torque ripple and uncontrollable switching frequency. To compensate these shortcomings conventional DTC strategy is modified for five levels voltage source inverter (VSI). Multilevel hysteresis controller for both flux and torque is used. Optimal voltage vector selection from precise lookup table utilizing 12 sector, 9 torque level and 4 flux level is proposed to improve DTC performance. These voltage references are produced utilizing a hybrid cascaded H-bridge multilevel inverter, where inverter each phase can be realized using multiple dc source. Fuel cells, car batteries or ultra-capacitor are normally the choice of required dc source. Simulation results shows that the DTC drive performance is considerably improved in terms of lower torque and flux ripple and less THD. These have been experimentally evaluated and compared with the basic DTC developed by Takahashi.

Increasing the Range of Modulation Indices with the Polarities of Cells and Switching Constraint Reliefs for the Selective Harmonic Elimination Pulse Width Modulation Technique

  • Najjar, Mohammad;Iman-Eini, Hossein;Moeini, Amirhossein
    • Journal of Power Electronics
    • /
    • 제17권4호
    • /
    • pp.933-941
    • /
    • 2017
  • In this paper an improved low frequency selective harmonic elimination-PWM (SHE-PWM) technique for Cascaded H-bridge (CHB) converters is proposed. The proposed method is able to eliminate low order harmonics from the output voltage of the converter for a wide range of modulation indices. To solve SHE-PWM equations, especially for low modulation indices, a modified method is used which employs either the positive or negative voltage polarities of H-bridge cells to increase the freedom degrees of each cell. Freedom degrees of the switching angles are also used to increase the range of available solutions for non-linear SHE equations. The proposed SHE methods can successfully eliminate up to $25^{th}$ harmonic from a 7-level output voltage by using just nine switching transitions or a 150 Hz switching frequency. To confirm the validity of the proposed method, simulation and experimental results have been presented.

Quick Diagnosis of Short Circuit Faults in Cascaded H-Bridge Multilevel Inverters using FPGA

  • Ouni, Saeed;Zolghadri, Mohammad Reza;Rodriguez, Jose;Shahbazi, Mahmoud;Oraee, Hashem;Lezana, Pablo;Schmeisser, Andres Ulloa
    • Journal of Power Electronics
    • /
    • 제17권1호
    • /
    • pp.56-66
    • /
    • 2017
  • Fast and accurate fault detection is the primary step and one of the most important tasks in fault tolerant converters. In this paper, a fast and simple method is proposed to detect and diagnosis the faulty cell in a cascaded H-bridge multilevel inverter under a short circuit fault. In this method, the reference voltage is calculated using switching control pulses and DC-Link voltages. The comparison result of the output voltage and the reference voltage is used in conjunction with active cell pulses to detect the faulty cell. To achieve this goal, the cell which is active when the Fault signal turns to "0" is detected as the faulty cell. Furthermore, consideration of generating the active cell pulses is completely described. Since the main advantage of this method is its simplicity, it can be easily implemented in a programmable digital device. Experimental results obtained with an 11-level inverter prototype confirm the effectiveness of the proposed fault detection technique. In addition, they show that the diagnosis method is unaffected by variations of the modulation index.

Charge Balance Control Methods for a Class of Fundamental Frequency Modulated Asymmetric Cascaded Multilevel Inverters

  • Babaei, Ebrahim
    • Journal of Power Electronics
    • /
    • 제11권6호
    • /
    • pp.811-818
    • /
    • 2011
  • Modulation strategies for multilevel inverters have typically focused on synthesizing a desired set of sinusoidal voltage waveforms using a fixed number of dc voltage sources. This makes the average power drawn from different dc voltage sources unequal and time varying. Therefore, the dc voltage sources are unregulated and require that corrective control action be incorporated. In this paper, first two new selections are proposed for determining the dc voltage sources values for asymmetric cascaded multilevel inverters. Then two modulation strategies are proposed for the dc power balancing of these types of multilevel inverters. Using the charge balance control methods, the power drawn from all of the dc sources are balanced except for the dc source used in the first H-bridge. The proposed control methods are validated by simulation and experimental results on a single-phase 21-level inverter.