• 제목/요약/키워드: build-up PCB

검색결과 16건 처리시간 0.04초

PCB일괄적층에 관한 특허동향분석 (Patent Trend Report for PCB Parallel Build-up)

  • 정인성;이영욱
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2006년도 하계학술대회 논문집 Vol.7
    • /
    • pp.14-15
    • /
    • 2006
  • Application of the parallel Build-up is increasing continuously. This report presents about the PCB Build-up technology since 2000. Among the parallel build-up technologies, PALAP application - after making the via, filling the via with electric conductive paste, then expose to make wiring pattern and put them by layer without any glue or middle - is actively developing, especially DENSO company.

  • PDF

Build-up PCB 특허출원동향 (Patent Survey on Build-up PCB)

  • 여운동;김강회;김재우;배상진
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2004년도 하계종합학술대회 논문집(1)
    • /
    • pp.269-272
    • /
    • 2004
  • Printed circuit boards (PCB) replaced conventional wiring in most electronic equipment I, reducing the size and weight of electronic equipment while improving reliability, uniformity, precision and performance. PCB is used in all kinds of electronic products because they can be mass-produced with very high circuit density and also enable easier trouble-shooting. This paper presents the analyses of the patent information of Build-up PCB which is seen as the most promising solution, as its substrate supports multi-level packaging, thinner board profiles and smaller pitches.

  • PDF

다층 PCB 빌드업 기판용 마이크로 범프 도금에 미치는 전해조건의 영향 (Effects of Electroplating Condition on Micro Bump of Multi-Layer Build-Up PCB)

  • 서민혜;홍현선;정운석
    • 한국재료학회지
    • /
    • 제18권3호
    • /
    • pp.117-122
    • /
    • 2008
  • Micro-sized bumps on a multi-layered build-up PCB were fabricated by pulse-reverse copper electroplating. The values of the current density and brightener content for the electroplating were optimized for suitable performance with maximum efficiency. The micro-bumps thus electroplated were characterized using a range of analytical tools that included an optical microscope, a scanning electron microscope, an atomic force microscope and a hydraulic bulge tester. The optical microscope and scanning electron microscope analyses results showed that the uniformity of the electroplating was viable in the current density range of $2-4\;A/dm^2$; however, the uniformity was slightly degraded as the current density increased. To study the effect of the brightener concentration, the concentration was varied from zero to 1.2 ml/L. The optimum concentration for micro-bump electroplating was found to be 0.6 ml/L based on an examination of the electroplating properties, including the roughness, yield strength and grain size.

Pulse-reverse도금을 이용한 다층 PCB 빌드업 기판용 범프 생성특성 (Characteristics of Plated Bump on Multi-layer Build up PCB by Pulse-reverse Electroplating)

  • 서민혜;공만식;홍현선;선지완;공기오;강계명
    • 한국재료학회지
    • /
    • 제19권3호
    • /
    • pp.151-155
    • /
    • 2009
  • Micro-scale copper bumps for build-up PCB were electroplated using a pulse-reverse method. The effects of the current density, pulse-reverse ratio and brightener concentration of the electroplating process were investigated and optimized for suitable performance. The electroplated micro-bumps were characterized using various analytical tools, including an optical microscope, a scanning electron microscope and an atomic force microscope. Surface analysis results showed that the electroplating uniformity was viable in a current density range of 1.4-3.0 A/$dm^2$ at a pulse-reverse ratio of 1. To investigate the brightener concentration on the electroplating properties, the current density value was fixed at 3.0 A/$dm^2$ as a dense microstructure was achieved at this current density. The brightener concentration was varied from 0.05 to 0.3 ml/L to study the effect of the concentration. The optimum concentration for micro-bump electroplating was found to be 0.05 ml/L based on the examination of the electroplating properties of the bump shape, roughness and grain size.

칩내장형 PCB 공정을 위한 칩 표면처리 공정에 관한 연구 (The Study on Chip Surface Treatment for Embedded PCB)

  • 전병섭;박세훈;김영호;김준철;정승부
    • 마이크로전자및패키징학회지
    • /
    • 제19권3호
    • /
    • pp.77-82
    • /
    • 2012
  • 본 연구에서는 칩을 기판에 내장하기 위해 상용화된 CSR사의 bluetooth chip을 이용하여 표면의 솔더볼을 제거하고 PCB소재와 공정을 이용하는 embedded active PCB 공정에 관한 연구를 하였다. 솔더볼이 제거된 칩과 PCB는 구리 도금 공정으로 연결되었으나 열 충격시 표면처리를 하지 않았을 시 칩의 표면과 ABF 간의 de-lamination 현상이 발견되었고, 이를 해결하기 위해 칩의 polyimide passivation layer에 디스미어와 플라즈마 공정을 이용하여 조도 형성을 하는 연구를 진행하였다. SEM(Scanning Electron Microscope) 과 AFM(Atomic Force Micrometer)을 통하여 표면을 관찰하였고, XPS(X-ray Photoelectron Spectroscopy)를 이용하여 표면의 화학적 구조의 변화를 관찰하였다. 실험결과 플라즈마 처리 시 표면 조도형성이 되었으나 그 밀도가 조밀하지 못하였지만 디스미어 공정과 함께 처리하였을 시 조도의 조밀도가 높아 열 충격을 가하였을 시에도 칩의 polyimide layer와 ABF간의 de-lamination 현상이 발견되지 않았다.

코인된 솔더 범프를 형성시킨 PCB 기판을 이용한 플립 칩 접속 (Flip Chip Assembly on PCB Substrates with Coined Solder Bumps)

  • 나재웅;백경욱
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2002년도 추계기술심포지움논문집
    • /
    • pp.21-26
    • /
    • 2002
  • Solder flip chip bumping and subsequent coining processes on PCB were investigated to solve the warpage problem of organic substrates for high pin count flip chip assembly by providing good co-planarity. Coining of solder bumps on PCB has been successfully demonstrated using a modified tension/compression tester with height, coining rate and coining temperature variables. It was observed that applied loads as a function of coined height showed three stages as coining deformation : (1) elastic deformation at early stage, (2) linear increase of applied load, and (3) rapid increase of applied load. In order to reduce applied loads for coining solder bumps on PCB, effects of coining process parameters were investigated. Coining loads for solder bump deformation strongly depended on coining rates and coining temperatures. As coining rates decreased and process temperature increased, coining loads decreased. Among the effect of two factors on coining loads, it was found that process temperature had more significant effect to reduce applied coining loads during the coining process. Lower coining loads were needed to prevent substrate damages such as micro-via failure and build-up dielectric layer thickness change during applying loads. For flip chip assembly, 97Pb/Sn flip chip bumped devices were successfully assembled on organic substrates with 37Pb/Sn coined flip chip bumps.

  • PDF

Design and Manufacturing Factors of Micro-via Buildup Substrate Technology

  • Tsukada, Yutaka
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2001년도 3rd Korea-Japan Advanced Semiconductor Packaging Technology Seminar
    • /
    • pp.183-192
    • /
    • 2001
  • 1- Buildup PCB technology is utilized to a bare chip attach substrate technology for packaging of semiconductor chip 2- Requirement for the substrate design rule is described in SIA International Technology Roadmap for Semiconductor. 3- There are seven fabrication methods of build-up technology. 4- Coating and lamination for resin and photo, and laser for micro via hope processes are available. Below $50\mu\textrm{m}$ in diameter is possible. 5- Fine pitch lines down to $30\mu\textrm{m}$ can be achieved by pattern plating with better electrical property. 6- Dielectric loss reduction is a key material improvement item for next generation build-up technology. 7- High band width up to 512 GB/s is possible with current wiring groundrule.

  • PDF