• Journal of Advanced Navigation Technology
• /
• v.8 no.2
• /
• pp.190-196
• /
• 2004

The development of a new hardware structure which can implement the viterbi algorithm efficiently is required for applications such as a software radio because the viterbi algorithm, which is an error correction code function for the second and the third generation of mobile communication, needs a lot of arithmetic operations. The length of K in the viterbi algorithm different from each standard, for examples, K=7 in case of IS-95 standard and GSM standard, and K=9 in case of WCDMA and CDMA2000. In this paper, we propose a new hardware structure of an adaptive viterbi decoder which can decode the constraint length in K=3~9 and the data rate in 1/2 ~ 1/3. Prototyping results targeted to Altera Cyclon EPIC20F400C8, shows that the proposed hardware structure needs maximum 19,276 logic elements and power dissipation of 222.6 mW.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.12
• /
• pp.2311-2318
• /
• 2007

Finite failure NHPP models presented in the literature exhibit either constant, monotonic increasing or monotonic decreasing failure occurrence rates per fault. Accurate predictions of software release times, and estimation of the reliability and availability of a software product require Release times of a critical element of the software testing process : test coverage. This model called Enhanced non-homogeneous Poission process(ENHPP). In this paper, exponential coverage and S-shaped model was reviewed, proposes the Kappa coverage model, which make out efficiency application for software reliability. Algorithm to estimate the parameters used to maximum likelihood estimator and bisection method, model selection based on SSE statistics and Kolmogorov distance, for the sake of efficient model, was employed. Numerical examples using real data set for the sake of proposing Kappa coverage model was employed. This analysis of failure data compared with the Kappaa coverage model and the existing model(using arithmetic and Laplace trend tests, bias tests) is presented.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.11
• /
• pp.2031-2038
• /
• 2008

A small-area and high-speed authentication/security processor (WUSB_Sec) IP is designed, which performs the 4-way handshake protocol for authentication between host and device, and data encryption/decryption of wireless USB system. The PRF-256 and PRF-64 are implemented by CCM (Counter mode with CBC-MAC) operation, and the CCM is designed with two AES (Advanced Encryption Standard) encryption coles working concurrently for parallel processing of CBC mode and CTR mode operations. The AES core that is an essential block of the WUSB_Sec processor is designed by applying composite field arithmetic on AF$(((2^2)^2)^2)$. Also, S-Box sharing between SubByte block and key scheduler block reduces the gate count by 10%. The designed WUSB_Sec processor has 25,000 gates and the estimated throughput rate is about 480Mbps at 120MHz clock frequency.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.14 no.3
• /
• pp.41-48
• /
• 2004

Finite field multiplication and division are important arithmetic operation in error-correcting codes and cryptosystems. The elements of the finite field GF($2^m$) are represented by bases with a primitive polynomial of degree m over GF(2). We can be easily realized for multiplication or computing multiplicative inverse in GF($2^m$) based on a normal basis representation. The number of product terms of logic function determines a complexity of the Messay-Omura multiplier. A normal basis exists for every finite field. It is not easy to find the optimal normal element for a given primitive polynomial. In this paper, the generating method of normal basis is investigated. The normal bases whose product terms are less than other bases for multiplication in GF($2^m$) are found. For each primitive polynomial, a list of normal elements and number of product terms are presented.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.20 no.4
• /
• pp.17-24
• /
• 2010

A differential fault attack(DFA) is one of the most efficient side channel attacks on block ciphers. Almost all block ciphers, such as DES, AES, ARIA, SEED and so on., have been analysed by this attack. In the case of the known DFAs on SEED, the attacker induces permanent faults on a whole left register of round 16. In this paper, we analyse SEED against DFA with differential characteristics and addition-XOR characteristics of the round function of SEED. The fault assumption of our attack is that the attacker induces 1-bit faults on a particular register. By using our attack, we can recover last round keys and the master key with about $2^{32}$ simple arithmetic operations. It can be simulated on general PC within about a couple of second.

• Journal of the Korean earth science society
• /
• v.43 no.4
• /
• pp.539-556
• /
• 2022

In the coastal areas of Jeju Island, composed of volcanic rocks, saltwater intrusion occurs due to excessive pumping and geological characteristics. Groundwater level and electrical conductivity (EC) in multi-depth monitoring wells in coastal areas were characterized from 2005 to 2019. During the period of the lowest monthly precipitation, from November 2017 until February 2018, groundwater level decreased by 0.32-0.91 m. During the period of the highest monthly precipitation, from September 2019 until October 2019, groundwater level increased by 0.46-2.95 m. Groundwater level fluctuation between the dry and wet seasons ranged from 0.79 to 3.73 m (average 1.82 m) in the eastern area, from 0.47 to 6.57 m (average 2.55 m) in the western area, from 0.77 to 8.59 m (average 3.53 m) in the southern area, and from 1.06 to 12.36 m (average 5.92 m) in the northern area. In 2013, when the area experienced decreased annual precipitation, at some monitoring wells in the western area, the groundwater level decreased due to excessive groundwater pumping and saltwater intrusion. Based on EC values of 10,000 ㎲/cm or more, saltwater intrusion from the coastline was 10.2 km in the eastern area, 4.1 km in the western area, 5.8 km in the southern area, and 5.7 km in the northern area. Autocorrelation analysis of groundwater level revealed that the arithmetic mean of delay time was 0.43 months in the eastern area, 0.87 months in the northern area, 10.93 months in the southern area, and 17.02 months in the western area. Although a few monitoring wells were strongly influenced by nearby pumping wells, the cross-correlation function of the groundwater level was the highest with precipitation in most wells. The seasonal autoregressive integrated moving average model indicated that the groundwater level will decrease in most wells in the western area and decrease or increase in different wells in the eastern area.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.21 no.6
• /
• pp.1083-1091
• /
• 2017

This paper describes a design of cryptographic processor supporting 224-bit elliptic curves over prime field defined by NIST. Scalar point multiplication that is a core arithmetic function in elliptic curve cryptography(ECC) was implemented by adopting the modified Montgomery ladder algorithm. In order to eliminate division operations that have high computational complexity, projective coordinate was used to implement point addition and point doubling operations, which uses addition, subtraction, multiplication and squaring operations over GF(p). The final result of the scalar point multiplication is converted to affine coordinate and the inverse operation is implemented using Fermat's little theorem. The ECC processor was verified by FPGA implementation using Virtex5 device. The ECC processor synthesized using a 0.18 um CMOS cell library occupies 2.7-Kbit RAM and 27,739 gate equivalents (GEs), and the estimated maximum clock frequency is 71 MHz. One scalar point multiplication takes 1,326,985 clock cycles resulting in the computation time of 18.7 msec at the maximum clock frequency.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.6 no.2
• /
• pp.45-56
• /
• 2007

As function and scale of the transit center get larger, the efficient guidance system in the transit center is essential for transit users in order to find their efficient routes. Although there are several studies concerning optimal path for the road, but insufficient studies are executed about optimal path inside the building. Thus, this study is to develop the algorithm about optimal path for car owner from the basement parking lot to user's destination in the transfer station. Based on Dijkstra algorithm which calculate horizontal distance, several factors such as fatigue, freshness, preference, and required time in using moving devices are objectively computed through rank-sum and arithmetic-sum method. Moreover, optimal public transportation is provided for transferrer in the transfer station by Neuro-Fuzzy model which is reflected on people's tendency about public transportation mode choice. Lastly, some scenarios demonstrate the efficiency of optimal path algorithm for pedestrian in this study. As a result of verification the case through the model developed in this study is 75 % more effective in the scenario reflected on different vertical distance, and $24.5\;{\sim}\;107.7\;%$ more effective in the scenario considering different horizontal distance, respectively.

• Journal of the Korean Society of Fisheries and Ocean Technology
• /
• v.38 no.3
• /
• pp.249-255
• /
• 2002

This paper describes on the extraction of ship's real-time movement information using a combination full-function ARPA radar and ECS system that displays radar images and an electronic chart together on a single PC screen. The radar target extractor(RTX) board, developed by Marine Electronics Corporation of Korea, receives radar video, trigger, antenna bearing pulse and heading pulse signals from a radar unit and processes these signals to extract target information. The target data extracted from each pulse repetition interval in DSPs of RTX that installed in 16 bit ISA slot of a IBM PC compatible computer is formatted into a series of radar target messages. These messages are then transmitted to the host PC and displayed on a single screen. The position data of target in range and azimuth direction are stored and used for determining the center of the distributed target by arithmetic averaging after the detection of the target end. In this system, the electronic chart or radar screens can be displayed separately or simulaneously and in radar mode all information of radar targets can be recorded and replayed In spite of a PC based radar system, all essential information required for safe and efficient navigation of ship can be provided.

• Korean Journal of Cognitive Science
• /
• v.18 no.2
• /
• pp.159-178
• /
• 2007

Lee & Kang (2002) showed that simultaneous phonological rehearsal significantly delayed the performance of multiplication but not subtraction, whereas holding an image in the memory delayed subtraction but not multiplication. This result indicated that arithmetic function is related to working memory in a subsystem-specific manner. The aim of the current study was to examine the neural correlates of previous finding using fMRI. For this goal, dual task conditions that required suppression or no suppression were manipulated. In general, several areas were more activated in the interference conditions than in the less interference conditions, although both conditions were dual condition. More important finding is that the specific areas activated in the phonological suppression rendition were right inferior frontal gyrus, left angular, and inferior parietal lobule, while the areas activated in the other condition were mainly in the right superior temporal gyrus and anterior cingulate gyrus. Furthermore, the areas activated in the phonological or visual less suppression condition were right medial frontal gyrus, left middle frontal gyrus, and bilateral medial frontal gyri, anterior cingulate cortices, and parahippocampal gyri, respectively. These results revealed that sharing the processing code invokes interference, and its neural basis.