• Title/Summary/Keyword: and low power simulation

Search Result 2,121, Processing Time 0.033 seconds

An 8-bit 40 Ms/s Folding A/D Converter for Set-top box (Set-top box용 an 8-bit 40MS/s Folding A/D Converter의 설계)

  • Jang, Jin-Hyuk;Lee, Ju-Sang;Yu, Sang-Dae
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.626-628
    • /
    • 2004
  • This paper describes an 8-bit CMOS folding A/D converter for set-top box. Modular low-power, high-speed CMOS A/D converter for embedded systems aims at design techniques for low-power, high-speed A/D converter processed by the standard CMOS technology. The time-interleaved A/D converter or flash A/D converter are not suitable for the low-power applications. The two-step or multi-step flash A/D converters need a high-speed SHA, which represents a tough task in high-speed analog circuit design. On the other hand, the folding A/D converter is suitable for the low-power, high-speed applications(Embedded system). The simulation results illustrate a conversion rate of 40MSamples/s and a Power dissipation of 80mW(only analog block) at 2.5V supply voltage.

  • PDF

A Study on Low Area/Power Schemes of Noise Generation System (잡음 발생기의 저면적, 저전력 방안에 관한 연구)

  • 이창기
    • Journal of the Korea Computer Industry Society
    • /
    • v.4 no.4
    • /
    • pp.433-442
    • /
    • 2003
  • The performance of communication systems should be tested against a set of requirements. To this end, noise generation systems are used to generate noise signals with specified characteristics. In recent study, noise generation system using DCT outperforms the conventional noise generation system when a noise model requires complicated PSD(Power Spectral Density) specifications. In this paper low area/power structures of non-DCT block in DCT-based noise generation system are proposed. Simulation results show that the low area structure results in area reduction by 61-64% and the low power structure achieves power reduction by 88-89% except DCT blocks.

  • PDF

High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node

  • Kim, Youngmin;Lee, Junsoo;Cho, Yongbeom;Lee, Won Jae;Cho, Seongjae
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.2
    • /
    • pp.159-165
    • /
    • 2016
  • Recently, active efforts are being made for future Si CMOS technology by various researches on emerging devices and materials. Capability of low power consumption becomes increasingly important criterion for advanced logic devices in extending the Si CMOS. In this work, a junctionless field-effect transistor (JLFET) with ultra-thin poly-Si (UTP) channel is designed aiming the sub-10-nm technology for low-power (LP) applications. A comparative study by device simulations has been performed for the devices with crystalline and polycrystalline Si channels, respectively, in order to demonstrate that the difference in their performances becomes smaller and eventually disappears as the 10-nm regime is reached. The UTP JLFET would be one of the strongest candidates for advanced logic technology, with various virtues of high-speed operation, low power consumption, and low-thermal-budget process integration.

Design of Low Voltage/Low Power High performance Barrel Shifter (저전압/저전력 고성능 배럴 쉬프터의 설계)

  • 조훈식;손일헌
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.1093-1096
    • /
    • 1998
  • The architecture and circuit design of low voltage, high performance barrel shifter is proposed in this paper. The proposed architecture consists of two arrays for byte and bit rotate/shift to perform 32-bit operation and is preferred for even bigger data length as it can be adapted for 64-bit extention with no increase of number of stages. NORA logic structure was used for circuit implementation to achieve the best performance in terms of speed, power and area. The complicated cloking control has been resolved with the ingenious design of clock dirver. The circuit simulation results in 3.05ns delay, 9.37㎽ power consumption at 1V, 160MHz operation when its implemented in low power $0.5\mu\textrm{m}$ CMOS technology.

  • PDF

A Controllable LCL-T Resonant AC/DC Converter for High Frequency Power Distribution Systems

  • Zeng, Jun;Li, Xuesheng;Liu, Junfeng
    • Journal of Power Electronics
    • /
    • v.15 no.4
    • /
    • pp.876-885
    • /
    • 2015
  • High frequency alternating current (HFAC) has been widely used in a wide range of power distribution systems (PDS) due to its superior performance. A high frequency AC/DC converter plays the role of converting HFAC voltage to DC voltage. In this paper, a new LCL-T resonant AC/DC converter has been proposed, and an easier control method based on input voltage comparison is presented, without the complicated calculation of the zero-crossing point. Both a low distortion and near-to-unity power factor can be achieved by the proposed resonant converter and control strategy. The operational principle and steady-state analysis are given for the proposed resonant converter. A simulation model and experimental prototype are implemented with an operation frequency of 25kHz and a rated power of 20W. The simulation and experimental results verify the accuracy of the analysis and the excellent performance of the proposed topology.

Low Voltage Ride Through Test for Smart Inverter in Power Hardware in Loop System (전력 HILs를 활용한 스마트 인버터의 LVRT 시험)

  • Sim, Junbo
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.7 no.1
    • /
    • pp.101-105
    • /
    • 2021
  • Encouragement of DER from Korean government with several policies boosts DER installation in power system. When the penetration of DER in the grid is getting high, loss of generation with break-away of DER by abnormal grid conditions should be considered, because loss of high generation causes abnormal low frequency and additional operations of protection system. Therefore, KEPCO where is Korean power utility is preparing improvement in regulations for DERs connected to the grid to support abnormal grid conditions such as low and high frequencies or voltages. This is called 'Ride Through' because the requirement is for DER to maintain grid connection during required periods when abnormal grid conditions occur. However, it is not easy to have a test for ride through capability in reality because emulation of abnormal grid conditions is not possible in real power system in operation. Also, it is not easy to have a study on grid effect when ride through capability fails with the same reason. PHILs (Power Hardware In the Loop System) makes it possible to analyze power system and hardware performance at once. Therefore, this paper introduces PHILs test methods and presents verification of ride through capability especially for low voltage grid conditions.

Simulation of Reactor and Turbine Poler Transients in CANDU 6 Nuclear Power Plants

  • Park, Jong-Woon-;Yeom, Choong-Sub;Kim, Sung-Bae-
    • Proceedings of the Korea Society for Energy Engineering kosee Conference
    • /
    • 1994.05a
    • /
    • pp.130-137
    • /
    • 1994
  • As a part of developing engineering simulator for CANDU 6 nuclear power plants, present paper gives the tentative simulation results of reactor and turbine power transients including reactor-follow-turbine operation. One point kinetics equations are used for neutron dynamics, iodine and xenon loads. To calculate time-dependent high and low pressure turbine powers and grid frequency deviation, simple first order differential equations are used. In addition, control logics (reactor regulating system, demand power routine, and unit power regulator) used in the plant's process computers have been referenced.

  • PDF

High Efficiency Control Strategy of TNPC Inverter Using Low-frequency Switching Method of Neutral Point Switch (중성점 스위치의 저주파 스위칭 기법을 이용한 TNPC 인버터의 효율 향상 기법)

  • Lee, Taeyeong;Cho, Younghoon;Lim, Seungbeom
    • Proceedings of the KIPE Conference
    • /
    • 2015.07a
    • /
    • pp.329-330
    • /
    • 2015
  • This paper introduces a low-frequency switching method for the neutral line of TNPC inverters to achieve high efficiency. By applying the method, the switching loss in the neutral line is reduced. In order to compensate the current distortion near zero-crossing points, the partial switching strategy is applied. Both the simulation and the experimental results verify the usefulness of the proposed method.

  • PDF

Design and Performance Prediction of Power System in a Solar Stirling Engine for 9 kW Output (9 kW 출력용 태양열 스털링엔진 발전시스템의 설계와 성능예측)

  • Bae, Myung-Whan;Kang, Sang-Yul
    • Proceedings of the KSME Conference
    • /
    • 2003.04a
    • /
    • pp.2198-2204
    • /
    • 2003
  • In order to make a match of the insufficient direct solar radiation, in this study, the target output is lowered to 9 kW smaller than 25 kW in former studies. It is also necessary to match the collector/receiver with engine/generator systems to accomplish the power level of a system. The simulation analyses of a dish solar power system with stirling engine are totally carried out to predict the system performance with the designed values. In addition, an influence of direct solar radiation on system performance and operation control is discussed in simulation. It is found that the diameter of concentrator could be made small to 8 m regardless of slope errors with 2.5 and 5.0 mrad radiation, and the operation range of mean pressure control. is wide even if the direct solar radiation is a quit low.

  • PDF

Numerical Method for Exposure Assessment of Wireless Power Transmission under Low-Frequency Band

  • Kim, Minhyuk;Park, SangWook;Jung, Hyun-Kyo
    • Journal of Magnetics
    • /
    • v.21 no.3
    • /
    • pp.442-449
    • /
    • 2016
  • In this paper, an effective numerical analysis method is proposed for calculating dosimetry of the wireless power transfer system operating low-frequency ranges. The finite-difference time-domain (FDTD) method is widely used to analyze bio-electromagnetic field problems, which require high resolution, such as a heterogeneous whole-body voxel human model. However, applying the standard method in the low-frequency band incurs an inordinate number of time steps. We overcome this problem by proposing a modified finite-difference time-domain method which utilizes a quasi-static approximation with the surface equivalence theorem. The analysis results of the simple model by using proposed method are in good agreement with those from a commercial electromagnetic simulator. A simulation of the induced electric fields in a human head voxel model exposed to a wireless power transmission system provides a realistic example of an application of the proposed method. The simulation results of the realistic human model with the proposed method are verified by comparing it with the conventional FDTD method.