• Title/Summary/Keyword: XTEM

Search Result 24, Processing Time 0.021 seconds

Effect of Ti Interlayer Thickness on Epitaxial Growth of Cobalt Silicides (중간층 Ti 두께에 따른 CoSi2의 에피텍시 성장)

  • Choeng, Seong-Hwee;Song, Oh-Sung
    • Korean Journal of Materials Research
    • /
    • v.13 no.2
    • /
    • pp.88-93
    • /
    • 2003
  • Co/Ti bilayer structure in Co salicide process helps to the improvement of device speed by lowering contact resistance due to the epitaxial growth of $CoSi_2$layers. We investigated the epitaxial growth and interfacial mass transport of $CoSi_2$layers formed from $150 \AA$-Co/Ti structure with two step rapid thermal annealing (RTA). The thicknesses of Ti layers were varied from 20 $\AA$ to 100 $\AA$. After we confirmed the appropriate deposition of Ti film even below $100\AA$-thick, we investigated the cross sectional microstructure, surface roughness, eptiaxial growth, and mass transportation of$ CoSi_2$films formed from various Ti thickness with a cross sectional transmission electron microscopy XTEM), scanning probe microscopy (SPM), X-ray diffractometery (XRD), and Auger electron depth profiling, respectively. We found that all Ti interlayer led to$ CoSi_2$epitaxial growth, while $20 \AA$-thick Ti caused imperfect epitaxy. Ti interlayer also caused Co-Ti-Si compounds on top of $CoSi_2$, which were very hard to remove selectively. Our result implied that we need to employ appropriate Ti thickness to enhance the epitaxial growth as well as to lessen Co-Ti-Si compound formation.

Effect of surface roughness on the quality of silicon epitaxial film grown after UV-irradiated gas phase cleaning

  • Kwon, Sung-Ku;Kim, Du-Hyun
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.9 no.5
    • /
    • pp.504-509
    • /
    • 1999
  • In-situ cleaning and subsequent silicon epitaxial film growth were performed in a load-locked reactor equipped with Hg-grid UV lamp and PBN heater to obtain the smooth and contaminant-free underlying surface and develop low-temperature epitaxial film growth process. The removals of organic and native oxide were investigated using UV-excited $O_2$ and $NF_{3}/H_{2}$, and the effect of the surface condition was examined on the quality of silicon epitaxial film grown at temperature as low as $750^{\circ}C$. UV-excited gas phase cleaning was found to be effective in removing the organic and native oxide successfully providing a smooth surface with RMS roughness of 0.5$\AA$ at optimal condition. Crystalline quality of epitaxial film was determined by smoothness of cleaned surface and the presence of native oxide and impurity. Crystalline defects such as dislocation loops or voids due to the surface roughness were observed by XTEM.

  • PDF

EFFECT OF DEPOSITION METHODS ON PHYSICAL PROPERTIES OF POLYCRYSTALLINE CdS

  • Lee, Y.H.;Cho, Y.A.;Kwon, Y.S.;Yeom, G.Y.;Shin, S.H.;Park, K.J.
    • Journal of the Korean institute of surface engineering
    • /
    • v.29 no.6
    • /
    • pp.862-868
    • /
    • 1996
  • Cadmium sulfide is commonly used as the window material for thin film solar cells, and can be prepared by several techniques such as sputtering, spray pyrolysis, close spaced sublimation (CSS), thermal evaporation, solution growth methods, etc. In this study, CdS films were deposited by thermal evaporation, close spaced sublimation, and solution growth methods, respectively, and the effects of the methods on physical properties of polycrystalline CdS deposited on ITO/glass were investigated. Also, the effects of variously prepared CdS thin films on the physical properties of CdTe deposited on the CdS were investigated. The thickness of polycrystalline CdS films was maintained at $0.3\mu\textrm{m}$ except for the solution grown CdS when $0.2\mu\textrm{m}$ thick CdS was deposited. After the deposition, all the samples were annealed at $400^{\circ}C$ or $500^{\circ}C$ in H2 atmosphere. To investigate physical properties of the deposited and annealed CdS thin films, UV-VIS spectro-photometry, X-ray diffractometry (XRD), and Auger electron spectroscopy (AES), and cross sectional transmission electron microscopy(XTEM) were used to analyze grain size, crystal structure, preferred orientation, optical properties, etc. The annealed CdS showed the bandedge transition at 510nm and the optical transmittance high than 80% for all of the variously deposited films. XRD results showed that CdS thin films variously deposited and annealed had the same hexagonal structures, however, showed different preferred orientations. CSS grown CdS had [103] preferred orientation, thermally evaporated CdS had [002], and CdS grown by the solution growth had no preferred orientation. The largest grain size was obtained for the CSS grown CdS while the least grain size was obtained for the solution grown CdS. Some of the physical properties of CdTe deposited on the CdS thin film such as grain size at the junction and grain orientation were affected by the physical properties of CdS thin films.

  • PDF

Effects of the Ge Prearmophization Ion Implantation on Titanium Salicide Junctions (게르마늄 Prearmophization 이온주입을 이용한 티타늄 salicide 접합부 특성 개선)

  • Kim, Sam-Dong;Lee, Seong-Dae;Lee, Jin-Gu;Hwang, In-Seok;Park, Dae-Gyu
    • Korean Journal of Materials Research
    • /
    • v.10 no.12
    • /
    • pp.812-818
    • /
    • 2000
  • We studied the effects of Ge preamorphization (PAM) on 0.25$\mu\textrm{m}$ Ti-salicide junctions using comparative study with As PAM. For each PAM schemes, ion implantations are performed at a dose of 2E14 ion/$\textrm{cm}^2$ and at 20keV energy using $^{75}$ /As+and GeF4 ion sources. Ge PAM showed better sheet resistance and within- wafer uniformity than those of As PAM at 0.257m line width of n +/p-well junctions. This attributes to enhanced C54-silicidation reaction and strong (040) preferred orientation of the C54-silicide due to minimized As presence at n+ junctions. At p+ junctions, comparable performance was obtained in Rs reduction at fine lines from both As and Ge PAM schemes. Junction leakage current (JLC) revels are below ~1E-14 A/$\mu\textrm{m}^{2}$ at area patterns for all process conditions, whereas no degradation in JLC is shown under Ge PAM condition even at edge- intensive patterns. Smooth $TiSi_2$ interface is observed by cross- section TEM (X- TEM), which supports minimized silicide agglomeration due to Ge PAM and low level of JLC. Both junction break- down voltage (JBV) and contact resistances are satisfactory at all process conditions.

  • PDF