• Journal of Information Display
• /
• 제2권3호
• /
• pp.60-65
• /
• 2001

Lateral type poly-silicon field emitters were fabricated by utilizing the LOCOS (Local Oxidation of Silicon) process. For the implementation 'of an ideal field emission device with quasi-zero tunneling barrier, a new and fundamental approach has used conducted by introducing an intelligent carbon-based thin layer on the cathode tip surface via a field-assisted self-aligning of carbon (FASAC) process. Fundamental lowering of the turn-on field for the electron emission was feasible through the control of both the tip shape and surface barrier height.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제8권2호
• /
• pp.156-163
• /
• 2008

We proposed a new $p^+/n^+$ gate locally-separated-channel (LSC) bulk FinFET which has vertically formed oxide region in the center of fin body, and device characteristics were optimized and compared with that of normal channel (NC) FinFET. Key device characteristics were investigated by changing length of $n^+$ poly-Si gate ($L_s$), the material filling the trench, and the width and length of the trench at a given gate length ($L_g$). Using 3-dimensional simulations, we confirmed that short-channel effects were properly suppressed although the fin width was the same as that of NC device. The LSC device having the trench non-overlapped with the source/drain diffusion region showed excellent $I_{off}$ suitable for sub-50 nm DRAM cell transistors. Design of the LSC devices were performed to get reasonable $L_s/L_g$ and channel fin width ($W_{cfin}$) at given $L_gs$ of 30 nm, 40 nm, and 50 nm.

• 한국고분자학회:학술대회논문집
• /
• 한국고분자학회 2006년도 IUPAC International Symposium on Advanced Polymers for Emerging Technologies
• /
• pp.238-238
• /
• 2006

Through ultra-violet photoemission spectroscopy in-situ experiment, 0.67 eV energy barrier between 1-hexadecanethiol (HDT)-modified gold and pentacene was observed, which was 0.03 eV smaller than the energy barrier between bare gold and pentacene despite HDT modified gold had 0.8 eV lower work function than that of bare gold. This result is opposed to the idea that increasing the work function a metal decreases the energy barrier. This can be explained by two factors. One is the absence of interface dipole, which is observed in pentacene deposited on gold. The other is reduced ionization energy which can be explained through polarization energy or electronic splitting of molecular orbital with more crystalline structure observed through X-ray diffraction patterns.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제7권2호
• /
• pp.120-131
• /
• 2007

A comprehensive short channel analytical model has been proposed for High Electron Mobility Transistor (HEMT) to obtain higher cut-off frequency maintaining the reliability of the device. The model has been proposed to consider generalized doping variation in the directions perpendicular to and along the channel. The effect of field plates and different gate-insulator geometry (T-gate, etc) have been considered by dividing the area between gate and the high band gap semiconductor into different regions along the channel having different insulator and metal combinations of different thicknesses and work function with the possibility that metal is in direct contact with the high band gap semiconductor. The variation obtained by gate-insulator geometry and field plates in the field and channel potential can be produced by varying doping concentration, metal work-function and gate-stack structures along the channel. The results so obtained for normal device structure have been compared with previous proposed model and numerical method (finite difference method) to prove the validity of the model.

• Transactions on Electrical and Electronic Materials
• /
• 제15권3호
• /
• pp.149-154
• /
• 2014

A new CMOS analog design methodology using an independently optimized self-cascode (SC) is proposed. This idea is based on the concept of the dual-workfunction-gate MOSFETs, which are equivalent to SC structures. The channel length of the source-side MOSFET is optimized, to give higher transconductance ($g_m$) and output resistance ($r_{out}$). The highest $g_m$ and $r_{out}$ of the SC structures are obtained by independently optimizing the channel length ratio of the SC MOSFETs, which is a critical design parameter. An operational amplifier (OPAMP) with the proposed design methodology using a standard digital $0.18-{\mu}m$ CMOS technology was designed and fabricated, to provide better performance. Independently $g_m$ and $r_{out}$ optimized SC MOSFETs were used in the differential input and output stages, respectively. The measured DC gain of the fabricated OPAMP with the proposed design methodology was approximately 18 dB higher, than that of the conventional OPAMP.

• 한국전기전자재료학회논문지
• /
• 제18권2호
• /
• pp.120-124
• /
• 2005

In this work, MOS capacitors were used to study the electrical properties of Mo gate electrode deposited on ZrO$_2$. The workfunctions of Mo gate extracted from C-V curves were appropriate for PMOS. Thermal stability of Mo metal was investigated by analyzing the variations of workfunction and EOT(effective oxide thickness) after 600, 700, and 800 $^{\circ}C$ RTA(rapid thermal annealing). It was found that Mo gate was stable up to 800 $^{\circ}C$ with underlying ZrO$_2$. The resistivities of Mo were 35$\mu$Ω$.$cm∼ 75$\mu$Ω$.$cm. These values are lower than those of heavily doped polysilicon. Based on these measurements, it can be concluded that Mo metal gate with ZrO$_2$ gate insulator is an excellent gate material for PMOS.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.601-601
• /
• 2012

본 연구는 Zr이 doping된 ITO target (ITO:Zr)을 $200^{\circ}C$ 이하의 낮은 온도에서 RF magnetron sputtering을 이용한 증착으로 high mobility, high workfunction의 TCO 박막을 제작하고 이를 실리콘 이종접합 태양전지의 front TCO 적용에 관한 연구이다. 상기 공정으로 제작된 ITZO 박막의 가장 낮은 비저항은 $2.58{\times}10-4{\Omega}-cm$이며 이때의 투과도는 90%를 얻을 수 있었다. 또한 기존의 TCO로 사용되던 AZO 및 ITO보다 높은 work function으로 인하여 태양전지의 front TCO 적용시 710 mV 이상의 개방 전압 상승과 band-offset 감소에 따른 34.44 mA 이상의 단락전류 상승을 얻을 수 있었다. 또한 높은 mobility에 의한 면저항 감소로 충진률 상승도 얻을 수 있었다. 상기 인자에 대한 태양전지 특성의 변화는 quantum efficiency 분석으로 규명할 수 있었다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.570-570
• /
• 2012

그래핀(graphene)은 육각형의 탄소원자 한층으로 이루어진 이차원 구조체로써 우수한 물리적, 전기적 특성으로 인해 다양한 분야에서 응요을 위한 연구가 활발히 진행되고 있다. 특히, 그래핀과 금속 나노입자의 복합구조는 수소 저장체, 가스센서, 연료전지, 화학 촉매등의 다양한 분야에서 응용이 가능하다. 현재까지 그래핀/금속나노입자 복합구조의 제작 방법에는 열증발(thermal evaporation), 전기도금법(electrodeposition), 표면 기능화(surface functionalization)를 이용한 방법이 보고되었다. 하지만 이러한 방법은 긴 공정시간이 요구되며, 나노입자의 크기 분포가 넓다는 단점을 지닌다. 본 연구에서는 화학기상증착법을 통해 합성된 그래핀이 전사된 SiO2 (300nm)/Si 기판에 염화기가 포함된 백금 화합물 분산용액을 스핀코팅(spin-coating)하고 MeV 전자빔을 조사하여 Pt/grapheme 복합구조를 형성하였다. 이 방법은 균일한 크기 분포의 나노입자의 형성이 가능하며, 간단하고, 대면적 공정이 가능하며, 다른 방법에 비해 그래핀의 결함형성이 적다는 장점을 지닌다. Pt/grapheme 의 기하학적 구조를 주사전자현미경(scanning electron microscopy)와 투과전자현미경(transimission)을 통해 분석하였고, Pt와 graphene의 일함수(workfunction)의 차이에 의해 야기되는 전하이동에 의한 도핑(doping)현상을 라만 분광기(Raman spectroscopy)와 X-선 광전자 분광기(X-ray photoelectron spectroscopy)를 통해 분석하였다.

• 한국전기전자재료학회논문지
• /
• 제26권8호
• /
• pp.582-586
• /
• 2013

In this paper, a simple macro model of n-channel MOSFET with dual workfunction gate (DWFG) structure is proposed. The DWFG MOSFET has higher transconductance and lower drain conductance than conventional MOSFET. Thus analog circuit design using the DWFG MOSFET can improve circuit characteristics. Currently, device models of the DWFG MOSFET are insufficient, so simple series connected two MOSFET model is proposed. In addition, a two stage operational amplifier using the proposed DWFG MOSFET macro model is designed to verify the model.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2009년도 제38회 동계학술대회 초록집
• /
• pp.379-379
• /
• 2010

Recent technical advances in OLEDs (organic light emitting devices) requires more and more the improvement in low operation voltage, long lifetime, and high luminance efficiency. Inverted top emission OLEDs (ITOLED) appeared to overcome these problems. This evolved to operate better luminance efficiency from conventional OLEDs. First, it has large open area so to be brighter than conventional OLEDs. Also easy integration is possible with Si-based driving circuits for active matrix OLED. But, a proper buffer layer for carrier injection is needed in order to get a good performance. The buffer layer protects underlying organic materials against destructive particles during the electrode deposition and improves their charge transport efficiency by reducing the charge injection barrier. Hexaazatriphenylene-hexacarbonitrile (HAT-CN), a discoid organic molecule, has been used successfully in tandem OLEDs due to its high workfunction more than 6.1 eV. And it has the lowest unoccupied molecular orbital (LUMO) level near to Fermi level. So it plays like a strong electron acceptor. In this experiment, we measured energy level alignment and hole current density on inverted OLED structures for hole injection. The normal film structure of Al/NPB/ITO showed bad characteristics while the HAT-CN insertion between Al and NPB greatly improved hole current density. The behavior can be explained by charge generation at the HAT-CN/NPB interface and gap state formation at Al/HAT-CN interface, respectively. This result indicates that a proper organic buffer layer can be successfully utilized to enhance hole injection efficiency even with low work function Al anode.