• 제목/요약/키워드: Wafer level vacuum packaging

검색결과 14건 처리시간 0.039초

웨이퍼 레벨 진공 패키징 비냉각형 마이크로볼로미터 열화상 센서 개발 (Uncooled Microbolometer FPA Sensor with Wafer-Level Vacuum Packaging)

  • 안미숙;한용희
    • 센서학회지
    • /
    • 제27권5호
    • /
    • pp.300-305
    • /
    • 2018
  • The uncooled microbolometer thermal sensor for low cost and mass volume was designed to target the new infrared market that includes smart device, automotive, energy management, and so on. The microbolometer sensor features 80x60 pixels low-resolution format and enables the use of wafer-level vacuum packaging (WLVP) technology. Read-out IC (ROIC) implements infrared signal detection and offset correction for fixed pattern noise (FPN) using an internal digital to analog convertor (DAC) value control function. A reliable WLVP thermal sensor was obtained with the design of lid wafer, the formation of Au80%wtSn20% eutectic solder, outgassing control and wafer to wafer bonding condition. The measurement of thermal conductance enables us to inspect the internal atmosphere condition of WLVP microbolometer sensor. The difference between the measurement value and design one is $3.6{\times}10-9$ [W/K] which indicates that thermal loss is mainly on account of floating legs. The mean time to failure (MTTF) of a WLVP thermal sensor is estimated to be about 10.2 years with a confidence level of 95 %. Reliability tests such as high temperature/low temperature, bump, vibration, etc. were also conducted. Devices were found to work properly after accelerated stress tests. A thermal camera with visible camera was developed. The thermal camera is available for non-contact temperature measurement providing an image that merged the thermal image and the visible image.

웨이퍼 레벨 진공 패키징된 MEMS 자이로스코프 센서의 파괴 인자에 관한 연구 (Study of Failure Mechanisms of Wafer Level Vacuum Packaging for MEMG Gyroscope Sensor)

  • 좌성훈;김운배;최민석;김종석;송기무
    • 마이크로전자및패키징학회지
    • /
    • 제10권3호
    • /
    • pp.57-65
    • /
    • 2003
  • 본 연구에서는 웨이퍼 레벨 진공 패키징된 MEMS자이로스코프 소자의 신뢰성 시험 및 분석을 통하여 웨이퍼 레벨 진공 패키징의 파괴 메카니즘을 연구하였다. 진공 패키징의 주된 파괴 모드는 누설, 가스투과, 그리고 outgassing이다. 누설은 접합 계면이나 재질의 결함을 통하여 주로 발생되며, 접합폭을 증가시키거나 단결정 실리콘을 사용하면 누설이 감소한다. Outgassing은 실리콘 및 유리기판의 표면 및 내부에서 발생하며 주로 $H_2O$와, $CO_2$, $C_3H_5$ 및 유기 오염물질이었다. Epi-poly의 경우 SOI 웨이퍼보다 약 10배의 outgassing을 발생시킨다. 또한 유리기판을 샌드블라스트 공정을 사용하여 가공한 경우, 약 2.5배의 outgassing 양이 증가한다. Outgassing 제거를 위해서는 접합 전에 웨이퍼를 pre-baking하는 과정이 필수적이며, outgassing의 발생을 최대로 하기 위한 최적의 pre-baking조건은 실리콘과 유리 웨이퍼를 $400^{\circ}C$$500^{\circ}C$ 사이에서 pre-baking하는 것이다.

  • PDF

Epi poly를 이용한 MEMS 소자용 웨이퍼 단위의 진공 패키징에 대한 연구 (A Study on Wafer Level Vacuum Packaging using Epi poly for MEMS Applications)

  • 석선호;이병렬;전국진
    • 반도체디스플레이기술학회지
    • /
    • 제1권1호
    • /
    • pp.15-19
    • /
    • 2002
  • A new vacuum packaging process in wafer level is developed for the surface micromachining devices using glass silicon anodic bonding technology. The inside pressure of the packaged device was measured indirectly by the quality factor of the mechanical resonator. The measured Q factor was about 5$\times10^4$ and the estimated inner pressure was about 1 mTorr. And it is also possible to change the inside pressure of the packaged devices from 2 Torr to 1 mTorr by varying the amount of the Ti gettering material. The long-term stability test is still on the way, but in initial characterization, the yield is about 80% and the vacuum degradation with time was not observed.

  • PDF

3중 접합 공정에 의한 MEMS 공진기의 웨이퍼레벨 진공 패키징 (Wafer-level Vacuum Packaging of a MEMS Resonator using the Three-layer Bonding Technique)

  • 양충모;김희연;박종철;나예은;김태현;노길선;심갑섭;김기훈
    • 센서학회지
    • /
    • 제29권5호
    • /
    • pp.354-359
    • /
    • 2020
  • The high vacuum hermetic sealing technique ensures excellent performance of MEMS resonators. For the high vacuum hermetic sealing, the customization of anodic bonding equipment was conducted for the glass/Si/glass triple-stack anodic bonding process. Figure 1 presents the schematic of the MEMS resonator with triple-stack high-vacuum anodic bonding. The anodic bonding process for vacuum sealing was performed with the chamber pressure lower than 5 × 10-6 mbar, the piston pressure of 5 kN, and the applied voltage was 1 kV. The process temperature during anodic bonding was 400 ℃. To maintain the vacuum condition of the glass cavity, a getter material, such as a titanium thin film, was deposited. The getter materials was active at the 400 ℃ during the anodic bonding process. To read out the electrical signals from the Si resonator, a vertical feed-through was applied by using through glass via (TGV) which is formed by sandblasting technique of cap glass wafer. The aluminum electrodes was conformally deposited on the via-hole structure of cap glass. The TGV process provides reliable electrical interconnection between Si resonator and aluminum electrodes on the cap glass without leakage or electrical disconnection through the TGV. The fabricated MEMS resonator with proposed vacuum packaging using three-layer anodic bonding process has resonance frequency and quality factor of about 16 kHz and more than 40,000, respectively.

진공 솔더링 공정 중 웨이퍼 온도균일화 제어 (Temperature Uniformity Control of Wafer During Vacuum Soldering Process)

  • 강민식;지원호;윤우현
    • 반도체디스플레이기술학회지
    • /
    • 제11권2호
    • /
    • pp.63-69
    • /
    • 2012
  • As decreasing size of chips, the need of wafer level packaging is increased in semi-conductor and display industries. Temperature uniformity is a crucial factor in vacuum soldering process to guarantee quality of bonding between chips and wafer. In this paper, a stepwise iterative algorithm has been suggested to obtain output profile of each heat source. Since this algorithm is based on open-loop stepwise iterative experimental technique, it is easier to implement and cost effective than real time feedback controls. Along with some experiments, it was shown that the suggested algorithm can remarkably improve temperature uniformity of wafer during whole heating process compared with the ordinary manual trial-and error method.

MEMS 자이로스코프 센서의 신뢰성 문제 (Reliability Assessment of MEMS Gyroscope Sensor)

  • 최민석;좌성훈;김종석;정희문;송인섭;조용철
    • 대한기계학회논문집A
    • /
    • 제28권9호
    • /
    • pp.1297-1305
    • /
    • 2004
  • Reliability of MEMS devices is receiving more attention as they are heading towards commercial production. In particular are the reliability and long-term stability of wafer level vacuum packaged MEMS gyroscope sensors subjected to cyclic mechanical stresses at high frequencies. In this study, we carried out several reliability tests such as environmental storage, fatigue, shock, and vibration, and we investigated the failure mechanisms of the anodically bonded vacuum gyroscope sensors. It was found that successful vacuum packaging could be achieved through reducing outgassing inside the cavity by deposition of titanium as well as by pre-taking process. The current gyroscope structure is found to be safe from fatigue failure for 1000 hours of operation test. The gyroscope sensor survives the drop and vibration tests without any damage, indicating robustness of the sensor. The reliability test results presented in this study demonstrate that MEMS gyroscope sensor is very close to commercialization.

SOG(Silicon On Glass)공정을 이용한 수평형 미소가속도계의 제작에 관한 연구 (A Study on the Fabrication of the Lateral Accelerometer using SOG(Silicon On Glass) Process)

  • 최범규;장태하;이창길;정규동;김종팔
    • 센서학회지
    • /
    • 제13권6호
    • /
    • pp.430-435
    • /
    • 2004
  • The resolution of the accelerometer, fabricated with MEMS technology is mainly affected by mechanical and electrical noise. To reduce mechanical noise, we have to increase mass of the structure part and quality factor related with the degree of vacuum packaging. On the other hand, to increase mass of the structure part, the thickness of the structure must be increased and ICP-RIE is used to fabricate the high aspect ratio structure. At this time, footing effect make the sensitivity of the accelerometer decreasing. This paper presents a hybrid SOG(Silicon On Glass) Process to fabricate a lateral silicon accelerometer with differential capacitance sensing scheme which has been designed and simulated. Using hybrid SOG Process, we could make it a real to increase the structural thickness and to prevent the footing effect by deposition of metal layer at the bottom of the structure. Moreover, we bonded glass wafer to structure wafer anodically, so we could realize the vacuum packaging at wafer level. Through this way, we could have an idea of controlling of quality factor.

Wafer Level Vacuum Packaged Out-of-Plane and In-Plane Differential Resonant Silicon Accelerometers for Navigational Applications

  • Kim, Illh-Wan;Seok, Seon-Ho;Kim, Hyeon-Cheol;Kang, Moon-Koo;Chun, Kuk-Jin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제5권1호
    • /
    • pp.58-66
    • /
    • 2005
  • Inertial-grade vertical-type and lateral-type differential resonant accelerometers (DRXLs) are designed, fabricated using one process and tested for navigational applications. The accelerometers consist of an out-of-plane (for z-axis) accelerometer and in-plane (for x, y-axes) accelerometers. The sensing principle of the accelerometer is based on gap-sensitive electrostatic stiffness changing effect. It says that the natural frequency of the accelerometer can be changed according to an electrostatic force on the proof mass of the accelerometer. The out-of-plane resonant accelerometer shows bias stability of $2.5{\mu}g$, sensitivity of 70 Hz/g and bandwidth of 100 Hz at resonant frequency of 12 kHz. The in-plane resonant accelerometer shows bias stability of $5.2{\mu}g$, sensitivity of 128 Hz/g and bandwidth of 110 Hz at resonant frequency of 23.4 kHz. The measured performances of two accelerometers are suitable for an application of inertial navigation.

몰드 두께에 의한 팬 아웃 웨이퍼 레벨 패키지의 Warpage 분석 (Analysis of Warpage of Fan-out Wafer Level Package According to Molding Process Thickness)

  • 문승준;김재경;전의식
    • 반도체디스플레이기술학회지
    • /
    • 제22권4호
    • /
    • pp.124-130
    • /
    • 2023
  • Recently, fan out wafer level packaging, which enables high integration, miniaturization, and low cost, is being rapidly applied in the semiconductor industry. In particular, FOWLP is attracting attention in the mobile and Internet of Things fields, and is recognized as a core technology that will lead to technological advancements such as 5G, self-driving cars, and artificial intelligence in the future. However, as chip density and package size within the package increase, FOWLP warpage is emerging as a major problem. These problems have a direct impact on the reliability and electrical performance of semiconductor products, and in particular, cause defects such as vacuum leakage in the manufacturing process or lack of focus in the photolithography process, so technical demands for solving them are increasing. In this paper, warpage simulation according to the thickness of FOWLP material was performed using finite element analysis. The thickness range was based on the history of similar packages, and as a factor causing warpage, the curing temperature of the materials undergoing the curing process was applied and the difference in deformation due to the difference in thermal expansion coefficient between materials was used. At this time, the stacking order was reflected to reproduce warpage behavior similar to reality. After performing finite element analysis, the influence of each variable on causing warpage was defined, and based on this, it was confirmed that warpage was controlled as intended through design modifications.

  • PDF