• Title/Summary/Keyword: WBG semiconductor device

Search Result 13, Processing Time 0.02 seconds

Status of Silicon Carbide as a Semiconductor Device (SiC 반도체 기술현황과 전망)

  • 김은동
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.11a
    • /
    • pp.13-16
    • /
    • 2001
  • 반도체 동작시에 파워 손실을 최소화하는 것은 2000년대의 에너지, 산업전자, 정보통신 산업분야에서의 가장 주요한 요구 사항중의 하나이다. 실리콘계 반도체 소자들은 완전히 새로운 구동기구의 소자가 개발되지 않는 한, 실리콘 재료의 낮은 열 전도율이나 낮은 절연파괴전계와 같은 물리적 특성한계 때문에 이러한 요구를 만족시키는 것이 불가능한 실정이다. 따라서 21세기를 위한 대안으로 고열전도율의 WBG(Wide Band-Gap) 물질 그 중에서도 탄화규소(SiC) 반도체가 제시되고 있다. SiC 반도체는 실리콘에 비하여 밴드 갭(band gap: E$_{g}$)이 높을 뿐만이 아니라 절연파괴강도(E$_{B}$)가 한 자릿수 이상 그리고 전자의 포화 drift 속도, v$_{s}$ 및 열전도도 k가 3배 가량 크다. 따라서 SiC는 고온 동작 내지는 고내압, 대전류, 저손실 반도체를 제작하는데 아주 유리하다. 본고에서는 응용성이 넓고, 단결정 제조가 비교적 용이한 SiC 반도체의 기술현황 에 대하여 살펴보고자 한다.

  • PDF

Characterization of various crystal planes of beta-phase gallium oxide single crystal grown by the EFG method using multi-slit structure (다중 슬릿 구조를 이용한 EFG 법으로 성장시킨 β-Ga2O3 단결정의 다양한 결정면에 따른 특성 분석)

  • Hui-Yeon Jang;Su-Min Choi;Mi-Seon Park;Gwang-Hee Jung;Jin-Ki Kang;Tae-Kyung Lee;Hyoung-Jae Kim;Won-Jae Lee
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.34 no.1
    • /
    • pp.1-7
    • /
    • 2024
  • β-Ga2O3 is a material with a wide band gap of ~4.8 eV and a high breakdown-voltage of 8 MV/cm, and is attracting much attention in the field of power device applications. In addition, compared to representative WBG semiconductor materials such as SiC, GaN and Diamond, it has the advantage of enabling single crystal growth with high growth rate and low manufacturing cost [1-4]. In this study, we succeeded in growing a 10 mm thick β-Ga2O3 single crystal doped with 0.3 mol% SnO2 through the EFG (Edge-defined Film-fed Growth) method using multi-slit structure. The growth direction and growth plane were set to [010]/(010), respectively, and the growth speed was about 12 mm/h. The grown β-Ga2O3 single crystal was cut into various crystal planes (010, 001, 100, ${\bar{2}}01$) and surface processed. The processed samples were compared for characteristics according to crystal plane through analysis such as XRD, UV/VIS/NIR/Spec., Mercury Probe, AFM and Etching. This research is expected to contribute to the development of power semiconductor technology in high-voltage and high-temperature applications, and selecting a substrate with better characteristics will play an important role in improving device performance and reliability.

Optimization of the P+ Region in SiC-Based MPS Diodes: Enhancing BFOM and Alleviating Snap-Back Phenomenon (SiC 기반 MPS 다이오드 P+ 영역 최적화: BFOM 향상과 Snap-Back 현상 완화를 위한 연구)

  • Seung-Hyun Park;Tae-Hee Lee;Se-Rim Park;Ju-Eun Yun;Geon-Hee Lee;Ji-Hwan Jeon;Jong-Min Oh;Weon Ho Shin;Sang-Mo Koo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.37 no.6
    • /
    • pp.675-679
    • /
    • 2024
  • Wide bandgap (WBG) devices, especially SiC, are gaining traction as materials for high-power EV conversion devices due to their superior efficiency and switching capabilities compared to Si-based power devices. SiC allows for high power, high temperature, and high frequency applications because of its outstanding thermal conductivity, saturation velocity, and dielectric breakdown field. SiC-based MPS diodes combine the advantages of SiC-based SBDs and PiN diodes, allowing high-frequency switching operation with low leakage currents under high voltage conditions. However, MPS diodes exhibit snapback phenomena influenced by the P+ region's size, necessitating optimization. A TCAD simulation studied the impact of the P+ region's depth and width on MPS diode performance. Increasing the P+ width raised the On-specific resistance (Ron,sp) and lowered the maximum voltage during snapback (Vsnap). Increasing the depth decreased both Breakdown voltage (BV) and Vsnap. A trade-off between the semiconductor performance index BFOM and Vsnap was identified, leading to optimized dimensions. The optimized MPS diode shows a low Vsnap of about 3.89 V and a high BFOM of 1.72 GW·cm2, highlighting its potential as a next-generation high-performance power conversion device.