• 제목/요약/키워드: Voltage estimation

검색결과 672건 처리시간 0.024초

3상 비엔나 정류기 입력 전압 센서리스 제어 (Input Voltage Sensorless Control for 3 Phase Vienna Rectifier)

  • 이상리;김학원;조관열;황순상;윤병철
    • 전력전자학회논문지
    • /
    • 제19권1호
    • /
    • pp.71-79
    • /
    • 2014
  • In this paper, a new grid voltage estimation algorithm without voltage sensors is proposed for the three-phase vienna rectifier. Generally, input voltage sensor circuits increase size and cost of the PWM rectifier In order to reduce the cost and size and in order to increase reliability from the electrical noise, grid voltage estimation scheme without input voltage sensor is highly required. In this paper, the grid voltage estimation algorithm is proposed by a simple MRAS(Model Reference Adaptive System) observer without input voltage sensors. The validity of the proposed method is proven by simulation and experiment on the three-phase vienna rectifier system.

3상 계통 연계형 인버터의 역상분 전류 주입을 이용한 계통 등가 임피던스 추정 기법 (Equivalent Grid Impedance Estimation Method Using Negative Sequence Current Injection in Three-Phase Grid-connected Inverter)

  • 박찬솔;송승호;임지훈
    • 전력전자학회논문지
    • /
    • 제20권6호
    • /
    • pp.526-533
    • /
    • 2015
  • A new algorithm is proposed for the estimation of equivalent grid impedance at the point of common coupling of a grid-tie inverter output. The estimated impedance parameter can be used for the improvement of the performance and the stability of the distributed generation system. The estimation error is inevitable in the conventional estimation method because of the axis rotation due to PLL. In the conventional estimation error, the d-q voltage and current are used for the calculation of the impedance with active and reactive current injections. Conversely, in the proposed algorithm, the negative sequence current is injected, and then the negative sequence voltage is measured for the impedance estimation. As the positive and negative sequence current controller is independent and the PLL is based on the positive sequence component only, the estimation of the equivalent impedance can be achieved with high accuracy. Simulation and experimental results are compared to validate the proposed algorithm.

Battery State-of-Charge Estimation Algorithm Using Dynamic Terminal Voltage Measurement

  • Lee, Su-Hyeok;Lee, Seong-Won
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제4권2호
    • /
    • pp.126-131
    • /
    • 2015
  • When a battery is discharging, the battery's current and terminal voltage must both be measured to estimate its state of charge (SOC). If the SOC can be estimated by using only the current or voltage, hardware costs will decrease. This paper proposes an SOC estimation algorithm that needs to measure only the terminal voltage while a battery is discharging. The battery's SOC can be deduced from its open circuit voltage (OCV) through the relationship between SOC and OCV. But when the battery is discharging, it is not possible to measure the OCV due to the voltage drop in the battery's internal resistance (IRdrop). The proposed algorithm calculates OCV by estimating IRdrop using a dynamic terminal voltage measurement. This paper confirms the results of applying the algorithm in a hardware environment via algorithm binarization. To evaluate the algorithm, a Simulink battery model based on actual values was used.

Neutral-Point Voltage Balancing Method for Three-Level Inverter Systems with a Time-Offset Estimation Scheme

  • Choi, Ui-Min;Lee, Kyo-Beum
    • Journal of Power Electronics
    • /
    • 제13권2호
    • /
    • pp.243-249
    • /
    • 2013
  • This paper presents a neutral-point voltage balancing method for three-level inverter systems using a time-offset estimation scheme. The neutral-point voltage is balanced by adding a time-offset to the turn-on time of the switches. If an inaccurate time-offset is added, the neutral-point deviation still remains. An accurate time-offset is obtained through the proposed time-offset estimation scheme. This method is implemented without additional hardware, complex calculations, or analysis. The effectiveness of the proposed method is verified by experiments.

Online Capacitance Estimation of DC-Link Capacitors using AC Voltage Injection in AC/DC/AC PWM Converters

  • Abo-Khalil Ahmed G.;Lee Dong-Choon
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2006년도 전력전자학술대회 논문집
    • /
    • pp.381-383
    • /
    • 2006
  • A novel online capacitance estimation method for a DC-link capacitor in a three-phase AC/DC/AC PWM converter is proposed. A controlled AC voltage with a lower frequency than the line frequency is Injected into the DC-link voltage, which then causes AC power ripples at the DC output side. By extracting the AC voltage and power components on the DC output side using digital filters, the capacitance can then be calculated using the recursive least squares method. The proposed method can be simply implemented with only software and no additional hardware. Experimental results confirm that the estimation error is less than 0.2%.

  • PDF

정상상태 판별을 이용한 고전압전원장치의 Wireless 병렬운전 (Wireless Parallel Operation of High Voltage DC Pourer Supply using Steady-state Estimation)

  • 백주원;유동욱;손호섭;김장목
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제53권4호
    • /
    • pp.255-261
    • /
    • 2004
  • This paper presents an improved droop method which minimizes the voltage droop of a parallel-connected power supply Conventionally, the droop method has been used to achieve a simple structure and no-interconnections among power sources. However, it has a trade-off between output voltage regulation and load sharing accuracy In this paper, the droop is minimized with a current and droop gain control using steady-stage estimation. The proposed method can achieve both good voltage regulation and good load sharing. A design example of two 10㎸, 100㎃ parallel modules is made and tested to verify the proposed current-sharing method.

SVR을 이용한 AC/DC/AC PWM 컨버터의 직류링크 커패시턴스 추정 (DC-Link Capacitance Estimation using Support Vector Regression in AC/DC/AC PWM Converters)

  • 아보칼릴 아메드;장정익;이동춘
    • 전기학회논문지
    • /
    • 제56권1호
    • /
    • pp.81-87
    • /
    • 2007
  • This paper proposes a new capacitance estimation scheme for a DC-link capacitor in a three-phase AC/DC/AC PWM converter. A controlled AC voltage with a lower frequency than the line frequency is injected into the DC-link voltage, which then causes AC power ripples at the DC side. By extracting the AC voltage and power components on the DC output side using digital filters, the capacitance can then be calculated using the Support Vector Regression (SVR). By training of SVR, a function which relates a given input (capacitor's power) and its corresponding output (capacitance value) can be derived. This function is used to predict outputs for given inputs that are not included in the training set. The proposed method does not require the information of DC-link current and can be simply implemented with only software and no additional hardware. Experimental results confirm that the estimation error is less than 0.16%.

A Low Dynamic Power 90-nm CMOS Motion Estimation Processor Implementing Dynamic Voltage and Frequency Scaling Scheme and Fast Motion Estimation Algorithm Called Adaptively Assigned Breaking-off Condition Search

  • Kobayashi, Nobuaki;Enomoto, Tadayoshi
    • 한국방송∙미디어공학회:학술대회논문집
    • /
    • 한국방송공학회 2009년도 IWAIT
    • /
    • pp.512-515
    • /
    • 2009
  • A 90-nm CMOS motion estimation (ME) processor was developed by employing dynamic voltage and frequency scaling (DVFS) to greatly reduce the dynamic power. To make full use of the advantages of DVFS, a fast ME algorithm and a small on-chip DC/DC converter were also developed. The fast ME algorithm can adaptively predict the optimum supply voltage ($V_D$) and the optimum clock frequency ($f_c$) before each block matching process starts. Power dissipation of the ME processor, which contained an absolute difference accumulator as well as the on-chip DC/DC converter and DVFS controller, was reduced to $31.5{\mu}W$, which was only 2.8% that of a conventional ME processor.

  • PDF

4스위치 3상 인버터의 직류 링크 중성점 전압 추정에 의한 출력전압 불평형 개선 (Improvement of Output Voltage Waveforms by DC-Link Neutral Point Voltage Estimation for FSTPI)

  • 김정훈;조인철;이홍희
    • 전기학회논문지
    • /
    • 제58권9호
    • /
    • pp.1741-1749
    • /
    • 2009
  • It is very important to maintain the balanced output voltage waveforms under the unbalanced DC-link voltages in the four-switch three-phase inverter(FSTPI). In this paper, the improvement of output voltage waveforms is proposed with the aid of DC-link voltage ripple estimation. The proposed method can be implemented without the additional voltage sensor. The proposed method applied to the permanent magnet synchronous motor (PMSM) is simulated and experimented in order to verify its feasibility.

Boundary estimation in electrical impedance tomography with multi-layer neural networks.

  • Kim, J.H.;Jeon, H.J.;Choi, B.Y.;Kim, M.C.;Kim, S.;Kim, K.Y.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2003년도 ICCAS
    • /
    • pp.553-558
    • /
    • 2003
  • The boundary estimation problem is used to estimate the shape of organic depend on the phase of the cardiac cycle or interested in the detection of the location and size of anomalies with resistivity values different from the background tissues such as nuclear reactor. And we can use the method to solve the optimal solution such as modified Newton raphson, kalman filter, extended kalman filter, etc. But, this method consumes much time and is sensitive to the initial value and noise in the estimation of the unknown shape. In the paper, we propose that multi-layer neural networks estimate the boundary of the unknown object using Fourier coefficient. This method can be used at the real time estimation and have strong characteristics at the noise and initial value. It uses voltage change; difference the homogeneous voltage to the non-homogeneous voltage, and change of Fourier coefficient change to train multi-layer neural network. After train, we can have real time estimation using this method.

  • PDF