• 제목/요약/키워드: Verification Software

검색결과 952건 처리시간 0.029초

Development of Electrical Test Bed for Function Validation of GEO Satellite Electronics Units (정지궤도위성 전장품 성능검증을 위한 전기적 시험장치 개발)

  • Choi, Jae-Dong;Koo, Cheol-Hae
    • Proceedings of the KIEE Conference
    • /
    • 대한전기학회 2005년도 심포지엄 논문집 정보 및 제어부문
    • /
    • pp.155-157
    • /
    • 2005
  • The Electrical Test Bed(ETB) integrates the test environment, required for acceptance tests of system level, prior to FM testing. The ETB will be used for the validation of system-level functions and interface between each subsystem. The FTB supports early functional and limited performance checkout of electrical subsystems. Therefore, it provides the environment for the verification of the Flight Software including AOCS, EPS, and TC&R simulators. These ETB will be composed of engineering version of spacecraft BUS, which are laid on the laboratory table.

  • PDF

Generation and Verification of the Legacy Wrapping Component (레거시 래핑 컴포넌트 생성 및 검증)

  • Lee, Moon-Soo;Kim, Dong-Kwan
    • Annual Conference of KIPS
    • /
    • 한국정보처리학회 2002년도 추계학술발표논문집 (하)
    • /
    • pp.2099-2102
    • /
    • 2002
  • 레거시 시스템은 수년간 기업에서 많은 노력과 비용을 들여 개발되어 왔으며 현재는 기업의 중요한 자산으로 여겨지고 있다. 하지만 수많은 수정을 거치면서 시스템은 점차 비구조화 되어지고 그에 따른 문서화 작업이 제대로 이루어지지 않았으며, 과거의 중앙 집중적인 메인 프레임환경을 웹과 같은 분산 환경으로 이전하고자 하는 비즈니스 요구사항이 점차 증대되고 있다. 하지만 기존 시스템을 완전히 배제한 새로운 시스템을 구현하고 안정성을 테스팅하는 것은 하나의 큰 도전이 된다. 본 논문에서는 IBM 메임 프레임에서 운용되고 있는 레거시 COBOL 시스템을 연계하는데 있어서 보다 빠르고 안정성이 있는 컴포넌트 래핑 기술을 이용하여 엔터프라이즈 자바 빈(EJB)으로 생성하는 기법을 소개한다. 이에 따라 생성된 EJB를 검증하기 위한 기법을 제안한다.

  • PDF

Applied research in formal verification of certificates of airworthiness and aviation software design phase (항공소프트웨어 설계단계와 감항인증에서의 정형검증 적용연구)

  • Jang, JoonHa;Choi, Jinyoung
    • Annual Conference of KIPS
    • /
    • 한국정보처리학회 2016년도 추계학술발표대회
    • /
    • pp.433-435
    • /
    • 2016
  • 기술의 발전에 따라 첨단무기체계인 군용항공기는 전투임무 수행시 내장형소프트웨어(Embedded Software)를 통해 기체내의 항공전자 장치, 항법장치, 조종장치 등의 물리적 기계적 움직임을 제어하고 있으며, 내장형 소프트웨어의 비율은 점점 증가하고 있다. 기체의 물리적 기계적 움직임이 내장형 소프트웨어에 의해 제어 되기 때문에 군용항공기의 전투능력 보존과 국방 목적의 수행을 위해선 먼저 내장형 소프트웨어 고유의 특성을 만족하고, 나아가 소프트웨어 안전성, 신뢰성, 보안성을 확보하는 것이 필요하다. 본 논문에서는 설계 단계에서 스케줄성에 대해 정형검증 하여, 내장형 소프트웨어의 실시간성, 결정성, 생존성을 보증하고, 이러한 과정을 통해 전체적인 소프트웨어 안전성, 신뢰성, 보안성을 향상시키는 방안을 연구하며, 추가로 2011년 발표된 항공 소프트웨어 표준인 DO-178C에서 요구하는 정형검증을 적용한 국내 감항인증 표준 제정의 확대방안을 연구한다.

ECU Software Development for Encryption Transponder-type Immobilizer (인크립션 트랜스폰더 타입 이모빌라이져 ECU 소프트웨어 개발)

  • Choi, Ho-Jun;Lim, Dong-Jin
    • Proceedings of the KIEE Conference
    • /
    • 대한전기학회 1998년도 하계학술대회 논문집 B
    • /
    • pp.669-671
    • /
    • 1998
  • Engine immobilizer is the automobile security system which disables the engine if the secrete code in the transponder embedded in the key knob is not in agreement with the code in ECU of the car. There are many types of immobilizer systems, however, the encryption transponder type system is the most secure system due to the code verification method using an encryption method. As an example of the industry-university cooperation, the software development in the system is introduced in this paper.

  • PDF

Software Development on Power and Economic Analysis of Photovoltaic System for Building Application (건물용 태양광발전 시스템 성능 및 경제성 평가 프로그램 개발 연구)

  • Yoon, Jong-Ho;Shin, U-Cheul;Park, Jae-Wan
    • Journal of the Korean Solar Energy Society
    • /
    • 제28권1호
    • /
    • pp.1-8
    • /
    • 2008
  • The aim of this study is to develop the photovoltaic simulation program, called SimPV, which can Predict hourly based power generation of various PV modules and conduct an intensive economic analysis with Korean situation. To establish the reliability of the PV simulation results, we adopt the PV calculation algorithm of TRNSYS program of which verification has already well approved. Extensive database for hourly weather data of Korean 16 cities, engineering data for PV system and building load profiles are established. Case study on the 2.5kW roof integrated PV system and economic analysis are presented with the developed program.

Development of a Measurement System Development for On-Line Testing of High Speed Railway (고속철도 시운전시험 계측시스템 개발에 관한 연구)

  • 김석원;김영국;한영재;박찬경;김진환;백광선
    • Journal of the Korean Society for Railway
    • /
    • 제5권3호
    • /
    • pp.158-166
    • /
    • 2002
  • In this paper, we introduce the software and hardware of the measurement system for on-line testing and evaluation of high speed railway. The test items focus on the verification of the performance and acquirement of the technical data of the high speed railway system. The software controls the hardware of the measurement system, perform the analysis and calculation of measurement data and acts as interface between users and the system hardware. For this purpose, three programs a measuring program, a monitoring program and post-processing program are developed. The detailed test scenario is in the process of development to closely follow the process of development and design of the system.

Basic Requirements for the Application of Risk Concept on Railway Safety Improvements (첨단 경량전철 열차제어시스템 안전엔지니어링 기술동향)

  • Cho Yun-Ok;Wang Jong-Bae;Kim Sang-Ahm
    • Proceedings of the KSR Conference
    • /
    • 한국철도학회 2004년도 추계학술대회 논문집
    • /
    • pp.1467-1473
    • /
    • 2004
  • It requires different safety programs from those of the typical train control systems to develop AGT systems applying train control system based on communication technology. Especially Advanced LRT system involves the processes that have the various safety functions being conducted by softwares and also have characteristics that should have special interest in validation of interface specification. The core items for the safety engineering for LRT control systems are hardware & software engineering, safety-critical system safety engineering, application software validation & verification technologies. In this paper the trends of the technologies for the mentioned core-items are described.

  • PDF

A Design of Platform for Embedded System's development (임베디드 시스템 플랫폼 개발을 위한 시뮬레이션 환경 구현)

  • Lee, Joong-Hee;Oh, Hyun-Seok;Sung, Kwang-Soo
    • Proceedings of the IEEK Conference
    • /
    • 대한전자공학회 2006년도 하계종합학술대회
    • /
    • pp.781-782
    • /
    • 2006
  • This treatise proposed environment for Embedded system's development. Virtual platform can help to solve problem that hardware designer can experience at design process of hardware. Compose circuit of most suitable that is verified before mix parts by various kinds method and compose circuit by board level because can do simulation with software and software that is optimized to hardware and offer flexibility that can test. Therefore, can shorten expense that is cost in development and time. Embody development platform for 8051 systems for verification of development platform, and compose and verified system in various kinds structure.

  • PDF

Reconfigurable FIR Filter for Dynamic Variation of Filter Order and Filter Coefficients

  • Meher, Pramod Kumar;Park, Sang Yoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제16권3호
    • /
    • pp.261-273
    • /
    • 2016
  • Reconfigurable finite impulse response (FIR) filters whose filter coefficients and filter order change dynamically during run-time play an important role in the software defined radio (SDR) systems, multi-channel filters, and digital up/down converters. However, there are not many reports on such reconfigurable designs which can support dynamic variation of filter order and filter coefficients. The purpose of this paper is to provide an architectural solution for the FIR filters to support run-time variation of the filter order and filter coefficients. First, two straightforward designs, namely, (i) single-MAC based design and (ii) full-parallel design are presented. For large variation of the filter order, two designs based on (iii) folded structure and (iv) fast FIR algorithm are presented. Finally, we propose (v) high throughput design which provides significant advantage in terms of hardware and/or time complexities over the other designs. We compare complexities of all the five structures, and provide the synthesis results for verification.

Image Processing LSI Design by C Base Language

  • Matsuda, Akitoshi
    • Proceedings of the IEEK Conference
    • /
    • 대한전자공학회 2002년도 ITC-CSCC -3
    • /
    • pp.1744-1747
    • /
    • 2002
  • In late years, the tendency to shift the design language of electronic circuits from HDL to C-based languages of C/C)1 and so on is strengthened. The current of adopting these software languages thrives by necessity to solve the problem peculiar to HDL that verification of design is difficult. When we use C-based languages, we can describe the design by higher abstraction degree, mount the design as both hardware and software finally and so that express the design part which is not made clear at early stage the same one language. Therefore, the flexibility of design very improves, the design work in environment the range of applying the whole systems become possible. This paper introduces example at having applied C-based languages in image processing LSI design and describes that the design technique of C-based languages is effective for the system design.

  • PDF