• Title/Summary/Keyword: Tunneling Current

Search Result 354, Processing Time 0.028 seconds

A study on Current-Voltage Relation for Double Gate MOSFET (DGMOSFET의 전류-전압 특성에 관한 연구)

  • Jung, Hak-Kee;Ko, Suk-Woong;Na, Young-Il;Jung, Dong-Su
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.2
    • /
    • pp.881-883
    • /
    • 2005
  • In case is below length 100nm of gate, various kinds problem can be happened with by threshold voltage change of device, occurrence of leakage current by tunneling because thickness of oxide by 1.5nm low scaling is done and doping concentration is increased. SiO$_2$ dielectric substance can not be used for gate insulator because is expected that tunneling current become 1A/cm$^2$ in 1.5nm thickness low. In this paper, devised double gate MOSFET(DGMOSFET) to decrease effect of leakage current by this tunneling. Therefore, could decrease effect of these leakage current in thickness 1nm low of SiO$_2$ dielectric substance. But, very big gate insulator of permittivity should be developed for develop device of nano scale.

  • PDF

Thickness dependence of silicon oxide currents (실리콘 산화막 전류의 두께 의존성)

  • 강창수
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.8 no.3
    • /
    • pp.411-418
    • /
    • 1998
  • The thickness dependence of stress electric filed oxide currents has been measured in oxides with thicknesses between 10 nm and 80 nm. The oxide currents were shown to be composed of stress current and transient current. The stress current was composed of stress induced leakage current and dc current. The stress current was caused by trap assisted tunneling through the oxide. The transient current was caused by the tunneling charging and discharging of the trap in the interfaces. The stress current was used to estimate to the limitations on oxide thicknesses. The transient current was used to the data retention in memory devices.

  • PDF

Triple-gate Tunnel FETs Encapsulated with an Epitaxial Layer for High Current Drivability

  • Lee, Jang Woo;Choi, Woo Young
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.2
    • /
    • pp.271-276
    • /
    • 2017
  • The triple-gate tunnel FETs encapsulated with an epitaxial layer (EL TFETs) is proposed to lower the subthreshold swing of the TFETs. Furthermore, the band-to-band tunneling based on the maximum electric-field can occur thanks to the epitaxial layer wrapping the Si fin. The performance and mechanism of the EL TFETs are compared with the previously proposed TFET based on simulation.

Analysis of Electric Fields at Field Emission Display Tipes Using the Image Charge Method and 3-D Numerical Analysis (영상전하법과 3차원 수치해석을 이용한 Field Emission Display Tip 전계의 해석과 그 비교)

  • Min, Sung-Wook;Lee, Byoung-Ho
    • Proceedings of the KIEE Conference
    • /
    • 1995.11a
    • /
    • pp.558-560
    • /
    • 1995
  • Tunneling current from filed emission display tips is calculated by numerical analysis using a finite element method software. For simple tip structures it is shown that the image charge method could provide an efficient way to estimate the tunneling current.

  • PDF

Gate-Induced-Drain-Leakage (GIDL) Current of MOSFETs with Channel Doping and Width Dependence

  • Choi, Byoung-Seon;Choi, Pyung-Ho;Choi, Byoung-Deog
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.344-345
    • /
    • 2012
  • The Gate-Induced-Drain-Leakage (GIDL) current with channel doping and width dependence are characterized. The GIDL currents are found to increase in MOSFETs with higher channel doping levels and the observed GIDL current is generated by the band-to-band-tunneling (BTBT) of electron through the reverse-biased channel-to-drain p-n junction. A BTBT model is used to fit the measured GIDL currents under different channel-doping levels. Good agreement is obtained between the modeled results and experimental data. The increase of the GIDL current at narrower widths in mainly caused by the stronger gate field at the edge of the shallow trench isolation (STI). As channel width decreases, a larger portion of the GIDL current is generated at the channel-isolation edge. Therefore, the stronger gate field at the channel-isolation edge causes the total unit-width GIDL current to increases for narrow-width devices.

  • PDF

Analytical Modeling and Simulation of Dual Material Gate Tunnel Field Effect Transistors

  • Samuel, T.S.Arun;Balamurugan, N.B.;Sibitha, S.;Saranya, R.;Vanisri, D.
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.6
    • /
    • pp.1481-1486
    • /
    • 2013
  • In this paper, a new two dimensional (2D) analytical model of a Dual Material Gate tunnel field effect transistor (DMG TFET) is presented. The parabolic approximation technique is used to solve the 2-D Poisson equation with suitable boundary conditions. The simple and accurate analytical expressions for surface potential and electric field are derived. The electric field distribution can be used to calculate the tunneling generation rate and numerically extract tunneling current. The results show a significant improvement of on-current and reduction in short channel effects. Effectiveness of the proposed method has been confirmed by comparing the analytical results with the TCAD simulation results.

I-V characteristics of resonant interband tunneling diodes with single quantum well structure (단일 양자 우물 구조로 된 밴드간 공명 터널링 다이오드의 전류-전압 특성)

  • 김성진;박영석
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.34D no.4
    • /
    • pp.27-32
    • /
    • 1997
  • In resonant tunneling diodes with the quantum well structure showing the negative differential resistance (NDR), it is essential to increase both the peak-to-valley current ratio (PVCR) and the peak current desnity ( $J_{p}$) for the accurate digital switching operation and the high output of the device. In this work, a resonant interband tunneling diode (RITD) with single quantum well structure, which is composed of I $n_{0.47}$As/I $n_{0.52}$A $l_{0.48}$As heterojunction on the InP substrate, is fabricated ot improve PVCR and JP, and then the dependence of I-V charcteristics on the width of the quantum well was investigated.d.ted.d.

  • PDF

InGaAs/InAIAs resonant interband tunneling diodes(RITDs) with single quantum well structure (단일양자 우물구조로 된 InGaAs/InAlAs의 밴드간 공명 터널링 다이오드에 관한 연구)

  • Kim, S.J.;Park, Y.S.;Lee, C.J.;Sung, Y.K.
    • Proceedings of the KIEE Conference
    • /
    • 1996.07c
    • /
    • pp.1456-1458
    • /
    • 1996
  • In resonant tunneling diodes with the quantum well structure showing the negative differential resistance (NDR), it is essential to increase both the peak-to-valley current ratio (PVCR) and the peak current density ($J_p$) for the accurate switching operation and the high output of the device. In this work, a resonant interband tunneling diode (RITD) with single quantum well structure, which is composed of $In_{0.53}Ga_{0.47}As/ln_{0.52}Al_{0.48}As$ heterojunction on the InP substrate, is suggested to improve the PVCR and $J_p$ through the narrowed tunnel barriers. As the result, the measured I-V curves showed the PVCR over 60.

  • PDF

Investigation on the Doping Effects on L-shaped Tunneling Field Effect transistors(L-shaped TFETs) (도핑효과에 의한 L-shaped 터널링 전계효과 트랜지스터의 영향에 대한 연구)

  • Shim, Un-Seong;Ahn, Tae-Jun;Yu, Yun Seop
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.05a
    • /
    • pp.450-452
    • /
    • 2016
  • The effect of channel doping on L-shaped Tunneling Field-Effect Transistors (TFETs) have been investigated by 2D TCAD simulation. When the source doping is over $10^{20}cm^{-3}$, the subthreshold swing (SS) is abruptly decreased, and when drain doping concentration is below $10^{18}cm^{-3}$, the leakage current in the negative voltage is reduced.

  • PDF