• 마이크로전자및패키징학회지
• /
• 제13권4호
• /
• pp.57-63
• /
• 2006

칩 스택 패키지의 삼차원 interconnection에 적용을 위해 폭 $75{\sim}10\;{\mu}m$, 길이 3mm의 트랜치 비아에 대해 전기도금전류밀도 및 전류모드에 따른 Cu filling 특성을 분석하였다. 직류모드로 $1.25mA/cm^{2}$에서 Cu filling한 경우, 트랜치 비아의 폭이 $75{\sim}35{\mu}m$ 범위에서는 95% 이상의 높은 Cu filling ratio를 나타내었다. 직류 전류밀도 $2.5mA/cm^{2}$에서 Cu filling한 경우에는 $1.25mA/cm^{2}$ 조건에 비해 열등한 Cu filling ratio를 나타내었으며, 직류모드에 비해 펄스모드가 우수한 Cu filling 특성을 나타내었다.

• Journal of Electrical Engineering and Technology
• /
• 제9권3호
• /
• pp.843-847
• /
• 2014

In Super Junction (SJ) MOSFETs, charge balance is the most important issue of the SJ fabrication process. In order to achieve the best electrical characteristics, such as breakdown voltage and on-resistance, the N-type and P-type drift regions must be fully depleted when the drain bias approaches the breakdown voltage, which is known as the charge balance condition. In conventional charge balance analysis, based on multi-epi process SJ MOSFETs, analytical model has only N, P pillar width and doping concentration parameter. But applying a conventional charge balance principle to trench filling process, easier than Multi-epi process, is impossible due to the missing of the trench angle parameter. To achieve much more superior characteristics of on-resistance in trench filling SJ MOFET, the appropriate trench angle is necessary. So in this paper, modulated charge balance analysis is proposed, in which a trench angle parameter is added. The proposed method is validated using the TCAD simulation tool.

• 한국재료학회지
• /
• 제26권8호
• /
• pp.427-429
• /
• 2016

A multi-step deposition process for the gap-filling of submicrometer trenches using dimethyldimethoxysilane (DMDMOS), $(CH_3)_2Si(OCH_3)_2$, and $C_xH_yO_z$ by plasma enhanced chemical vapor deposition (PECVD) is presented. The multi-step process consisted of pre-treatment, deposition, and post-treatment in each deposition step. We obtained low-k films with superior gap-filling properties on the trench patterns without voids or delamination. The newly developed technique for the gap-filling of submicrometer features will have a great impact on inter metal dielectric (IMD) and shallow trench isolation (STI) processes for the next generation of microelectronic devices. Moreover, this bottom up gap-fill mode is expected to be universally for other chemical vapor deposition systems.

• 마이크로전자및패키징학회지
• /
• 제14권3호
• /
• pp.65-71
• /
• 2007

칩 스택 패키지에 적용을 위해 폭 $75{\sim}10\;{\mu}m$, 길이 3mm의 트랜치 비아에 대해 도금전류밀도 및 rotating disc electrode(RDE)의 회전속도에 따른 Cu filling 특성을 분석하였다. RDE 속도가 증가함에 따라 트랜치 비아의 Cu filling 특성이 향상되었다. 트랜치 비아의 반폭 길이, 즉 트랜치 비아 폭의 1/2 길이와 이 트랜치 비아에 대해 95% 이상의 Cu filling 비를 얻기 위한 RDE 최소속도 사이에는 Nernst 관계식이 성립하여, 95%이상의 Cu filling비를 얻을 수 있는 최소 트랜치 비아의 반폭 길이는 RDE 속도의 제곱근의 역수에 직선적으로 비례하였다.

• 한국지반신소재학회논문집
• /
• 제14권1호
• /
• pp.51-58
• /
• 2015

압성토공법은 성토체의 안정성을 높이기 위하여 성토체 측면에 일정한 폭과 높이로 흙을 쌓은 공법을 말한다. 본 연구는 실제 도로현장에서 전단파괴가 발생되어 복구방법으로 압성토공법을 적용한 시공사례를 분석한 것이다. 본 연구는 수치해석을 실시하여 효율적인 압성토 단면을 제시하고자 한다. 수치해석결과 효율적인 압성토 단면은 압성토 폭 : 제체 높이의 2배(2H), 압성토 높이 : 제체높이의 1/3(H/3) 이다. 또한, 압성토체를 가로지르는 측구를 설치할 경우, 본성토체로부터 적절한 이격거리를 제시함으로서 효과적인 횡단측구의 범위를 제시하였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2010년도 제39회 하계학술대회 초록집
• /
• pp.246-246
• /
• 2010

As the trench width in the interconnect technology decreases down to nano-scale below 50 nm, superconformal gap-filling process of Cu becomes very critical for Cu interconnect. Obtaining superconfomral gap-filling of Cu in the nano-scale trench or via hole using MOCVD is essential to control nucleation and growth of Cu. Therefore, nucleation of Cu must be suppressed near the entrance surface of the trench while Cu layer nucleates and grows at the bottom of the trench. In this study, suppression of Cu nucleation was achieved by treating the Ru barrier metal surface with capacitively coupled hydrogen plasma. Effect of hydrogen plasma pretreatment on Cu nucleation was investigated during MOCVD on atomic-layer deposited (ALD)-Ru barrier surface. It was found that the nucleation and growth of Cu was affected by hydrogen plasma treatment condition. In particular, as the plasma pretreatment time and electrode power increased, Cu nucleation was inhibited. Experimental data suggests that hydrogen atoms from the plasma was implanted onto the Ru surface, which resulted in suppression of Cu nucleation owing to prevention of adsorption of Cu precursor molecules. Due to the hydrogen plasma treatment of the trench on Ru barrier surface, the suppression of Cu nucleation near the entrance of the trenches was achieved and then led to the superconformal gap filling of the nano-scale trenches. In the case for without hydrogen plasma treatments, however, over-grown Cu covered the whole entrance of nano-scale trenches. Detailed mechanism of nucleation suppression and resulting in nano-scale superconformal gap-filling of Cu will be discussed in detail.

• Journal of Electrical Engineering and Technology
• /
• 제9권3호
• /
• pp.964-969
• /
• 2014

In Super Junction MOSFET, Charge Balance is the most important issue of the trench filling Super Junction fabrication process. In order to achieve the best electrical characteristics, the N type and P type drift regions must be fully depleted when the drain bias approaches the breakdown voltage, called Charge Balance Condition. In this paper, two methods from the fabrication process were used at the Charge Balance condition: Trench angle decreasing process and Bottom implantation process. A lower on-resistance could be achieved using a lower trench angle. And a higher breakdown voltage could be achieved using the bottom implantation process. The electrical characteristics of manufactured discrete device chips are compared with those of the devices which are designed of TCAD simulation.

• 한국분말재료학회지
• /
• 제24권6호
• /
• pp.464-471
• /
• 2017

A metal mesh TCE film is fabricated using a series of processes such as UV imprinting of a transparent trench pattern (with a width of $2-5{\mu}m$) onto a PET film, filling it with silver paste, wiping of the surface, and heat-curing the silver paste. In this work nanosized (40-50 nm) silver particles are synthesized and mixed with submicron (250-300 nm)-sized silver particles to prepare silver paste for the fabrication of metal mesh-type TCE films. The filling of these silver pastes into the patterned trench layer is examined using a specially designed filling machine and the rheological testing of the silver pastes. The wiping of the trench layer surface to remove any residual silver paste or particles is tested with various mixture solvents, and ethyl cellosolve acetate (ECA):DI water = 90:10 wt% is found to give the best result. The silver paste with 40-50 nm Ag:250-300 nm Ag in a 10:90 wt% mixture gives the highest electrical conductance. The metal mesh TCE film obtained with this silver paste in an optimized process exhibits a light transmittance of 90.4% and haze at 1.2%, which is suitable for TSP application.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 D
• /
• pp.1337-1339
• /
• 1998

The trench termination scheme is introduced for high voltage devices. The curvature of the depletion region at field limiting ring is critical factor to determine the breakdown voltage. The smooth curvature of the depletion junction alleviate the electric field crowding effect around this region. In the trench field limiting ring, the radius of the depletion region is smaller than conventional field limiting ring, but the distance between every trench is spaced small enough to punchthrough before initiation of local breakdown. The trench field limiting ring on silicon can ne formed by RIE followed by oxidation on side wall surface of the trench, and polysilicon filling. The combined termination of this trench floating field ring and field plate have been designed and analyzed. The breakdown simulation by 2-dimensional TCAD shows that the cylindrical junction breakdown voltage for substrate doping might be 99 percent of the ideal breakdwon voltage for substrate doping concentration of $3\times10^{14}cm^{-3}$ with about $100{\mu}m$ of lateral termination width.

• 한국전기전자재료학회논문지
• /
• 제25권4호
• /
• pp.270-275
• /
• 2012

Power MOSFET(metal oxide silicon field effect transistor) operate voltage-driven devices, design to control the large power switching device for power supply, converter, motor control, etc. But on-resistance characteristics depending on the increasing breakdown voltage spikes is a problem. So 600 V planar power MOSFET compare to 1/3 low on-resistance characteristics of super junction MOSFET structure. In this paper design to 600 V planar MOSFET and super junction MOSFET, then improvement of comparative analysis breakdown voltage and resistance characteristics. As a result, super junction MOSFET improve on about 40% on-state voltage drop performance than planar MOSFET.