• Title/Summary/Keyword: Track circuit

Search Result 195, Processing Time 0.027 seconds

A Feasibility Study on TETRA System Application for Train Control Systems

  • Tsogtbayar, Chinzorig;Kang, Hyoungseok;Lee, Jongwoo;Boldbaatar, Tsevelsuren
    • International Journal of Railway
    • /
    • v.9 no.2
    • /
    • pp.36-40
    • /
    • 2016
  • TETRA communication system is very versatile system which can transmit voice + data and packet data optimized. Direct mode operation permits to connect between mobiles when mobile stain is out of coverage of networks. It can be more secure communication channel for railway signaling systems. Railway signaling systems use many of wayside signal equipment, which require many maintenance efforts and budget. Many railway authorities want to reduce and replace the wayside equipment. Radio based signaling systems are one of candidate for replacing the conventional signaling systems. The radio based signaling systems can replace track circuit and wayside signal. The radio systems permit to connect between control centers and trains. The radio systems have to ensure high quality of the connectivity more or equal to the existed track circuits. We studied the application of TETRA systems for railway radio systems for bridging between train control centers and trains. We provide an operation scenario for radio based train control system to ensure the safety require to the existed trains control system and satisfied the existed operational availability. We showed the data transmission speed, maximum bit error rate, and data coding for the radio-based signal system using TETRA systems.

A Study about Preventing Improper Working of Equipment on ATS System by Signaling Equipment (신호장치에 의한 ATS 신호장치 오동작 방지에 대한 연구)

  • Ko, Young-Hwan;Choi, Kyu-Hyoung
    • Proceedings of the KSR Conference
    • /
    • 2008.06a
    • /
    • pp.579-587
    • /
    • 2008
  • Promotion of the line no.2 in Seoul Metro was changing from the existing signaling facilities for ATS(Automatic Train Stop) vehicles to the up-to-date signaling facilities for ATO(Automatic Train Operation). But, in consequence of conducting a trial run after being equipped with the ATO signaling facilities, the matter related to mix-operation with the existing ATS signaling facilities appeared. The operation of the existing ATS signaling system in combination with the ATO signaling system has made improper working related to frequency recognition of the ATS On-board Computerized Equipment. This obstructs operation of a working ATS vehicle. That is, as barring operation of an ATS vehicle that should proceed, it may make the proceeding ATS vehicle stop suddenly and after all, it will cause safety concerns. In this paper, we designed a wayside track occupancy detector that previously prevents improper working related to frequency recognition of the ATS On-board Computerized Equipment by gripping classification and working processes of operating trains throughout transmission of local signaling information from the existing facilities, which does not need to change or replace the existing signaling facilities. Furthermore, we described general characteristics of the wayside track occupancy detector and modeled the IFC(InterFace Contrivance) device and the logical circuit recognizing signal information. Then, we made an application program of PLC(programmable Logic Computer) based on the stated model. We, in relation to data transfer method, used the frame in TCP/IP transfer mode as the standard, and we demonstrated that ATO transmission frequency is intercepted.

  • PDF

A 3.3V 8-bit 500MSPS Nyquist CMOS A/D Converter Based on an Interpolation Architecture (Interpolation 기법을 이용한 3.3V 8-bit 500MSPS Nyquist CMOS A/D Converter의 설계)

  • 김상규;송민규
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.8
    • /
    • pp.67-74
    • /
    • 2004
  • In this paper, a 3.3V 8-bit 500MSPS based on an interpolation architecture CMOS A/D converter is designed. In order to overcome the problems of high speed operation, a novel pre-amplifier, a circuit for the Reference Fluctuation, and an Averaging Resistor are proposed. The proposed Interpolation A/D Converter consists of Track & Hold, four resistive ladders with 256 taps, 128 comparators, and digital blocks. The proposed A/D Converter is based on 0.35um 2-poly 4-metal N-well CMOS technology. The A/D Converter dissipates 440 mW at a 3.3 Volt single power supply and occupies a chip area of 2250um x 3080um.

A Battery Charger Using Photovoltaic Energy Harvesting with MPPT Control (빛 에너지 하베스팅을 이용한 MPPT 제어 기능을 갖는 배터리 충전기)

  • Yoon, Eun-Jung;Yang, Min-Jae;Yu, Chong-Gun
    • Journal of IKEEE
    • /
    • v.19 no.2
    • /
    • pp.201-209
    • /
    • 2015
  • This paper describes a battery charger using photovoltaic energy harvesting with MPPT control. The proposed circuit harvests maximum power from a PV(photovoltaic) cell by employing MPPT(Maximum Power Point Tracking) control and charges an external battery with the harvested energy. The charging state of the battery is controlled according to the signals from a battery management circuit. The MPPT control is implemented using linear relationship between the open-circuit voltage of a PV cell and its MPP voltage such that a pilot PV cell can track the MPP of a main PV cell in real time. The proposed circuit is designed in a $0.35{\mu}m$ CMOS process technology and its functionality has been verified through extensive simulations. The maximum efficiency of the designed entire system is 86.2% and the chip area including pads is $1.35mm{\times}1.2mm$.

Design of an 1.8V 8-bit 500MSPS Cascaded-Folding Cascaded-Interpolation CMOS A/D Converter (1.8V 8-bit 500MSPS Cascaded-Folding Cascaded-Interpolation CMOS A/D 변환기의 설계)

  • Jung Seung-Hwi;Park Jae-Kyu;Hwang Sang-Hoon;Song Min-Kyu
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.5 s.347
    • /
    • pp.1-10
    • /
    • 2006
  • In this paper, an 1.8V 8-bit 500MSPS CMOS A/D Converter is proposed. In order to obtain the resolution of 8bits and high-speed operation, a Cascaded-Folding Cascaded-Interpolation type architecture is chosen. For the purpose of improving SNR, Cascaded-folding Cascaded-interpolation technique, distributed track and hold are included [1]. A novel folding circuit, a novel Digital Encoder, a circuit to reduce the Reference Fluctuation are proposed. The chip has been fabricated with a $0.18{\mu}m$ 1-poly 5-metal n-well CMOS technology. The effective chip area is $1050{\mu}m{\times}820{\mu}m$ and it dissipates about 146mW at 1.8V power supply. The INL and DNL are within ${\pm}1LSB$, respectively. The SNDR is about 43.72dB at 500MHz sampling frequency.

A Study on the Effect of Cab Signal through Unbalance of the Traction Return Current (귀선전류의 불평형에 따른 차상신호에 미치는 영향에 관한 연구)

  • Lee, Tae-Hoon;Park, Ki-Bum;Sung, Soon-Uk
    • Proceedings of the KSR Conference
    • /
    • 2007.05a
    • /
    • pp.1694-1700
    • /
    • 2007
  • In the electrified section, both of return current and signal current are flowing in the same rail in common. But signal current shall be allowed to flow in the specific track circuit and not in the other circuit while the traction return current shall come back to power sub-station. This paper presents measuring system that use both sensor and antenna. The aim of the system is to achieve the difference in current between the two rails and the presence of trimming capacitors. In order to improve the transmission level, trimming capacitors are connected between the two rails at constant spacing. To maintain the balance of traction return current, rails of both sides may be jointed by the so-called SVPMM. The traction return current is sometimes unbalanced owing to the ill-contact of SVPMM. In this paper, we propose a diagnosis method based on a short-circuited current(Icc), trimming capacitors and traction return current measured by Korail inspection vehicles. Whether Icc is good or bad depends not only on the presence of trimming capacitors but also on the unbalance of the traction return current.

  • PDF

Buck-Flyback (fly-buck) Stand-Alone Photovoltaic System for Charge Balancing with Differential Power Processor Circuit

  • Lee, Chun-Gu;Park, Jung-Hyun;Park, Joung-Hu
    • Journal of Power Electronics
    • /
    • v.19 no.4
    • /
    • pp.1011-1019
    • /
    • 2019
  • In this paper, a buck-flyback (fly-buck) stand-alone photovoltaic (PV) system for charge balancing with a differential power processor (DPP) circuit is proposed. Conventional feed-back DPP converters draw differential feed-back power from the output of a string converter. Therefore, the power is always through the switches and diodes of the string converter. Because of the returning conduction path, there are always power losses due to the resistance of the switch and the forward voltage of the diode. Meanwhile, the proposed feed-back DPP converter draws power from the magnetically-coupled inductor in a string converter. This shortens the power path of the DPP converter, which reduces the power losses. In addition, the extra winding in the magnetically-coupled inductor works as a charge balancer for battery-stacked stand-alone PV systems. The proposed system, which uses a single magnetically-coupled inductor, can control each of the PV modules independently to track the maximum power point. Thus, it can overcome the power loss due to the power path. It can also achieve charge balancing for each of the battery modules. The proposed topology is analyzed and verified using 120W hardware experiments.

Dynamic-Response-Free SMPS Using a New High-Resolution DPWM Generator Based on Switched-Capacitor Delay Technique (Switched-Capacitor 지연 기법의 새로운 고해상도 DPWM 발생기를 이용한 Dynamic-Response-Free SMPS)

  • Lim, Ji-Hoon;Park, Young-Kyun;Wee, Jae-Kyung;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.1
    • /
    • pp.15-24
    • /
    • 2012
  • In this paper, we suggest the dynamic-response-free SMPS using a new high-resolution DPWM generator based on switched-capacitor delay technique. In the proposed system, duty ratio of DPWM is controlled by voltage slope of an internal capacitor using switched-capacitor delay technique. In the proposed circuit, it is possible to track output voltage by controlling current of the internal capacitor of the DPWM generator through comparison between the feedback voltage and the reference voltage. Therefore the proposed circuit is not restricted by the dynamic-response characteristic which is a problem in the existing SMPS using the closed-loop control method. In addition, it has great advantage that ringing phenomenon due to overshoot/undershoot does not appear on output voltage. The proposed circuit can operate at switching frequencies of 1MHz~10MHz using internal operating frequency of 100 MHz. The maximum current of the core circuit is 2.7 mA and the total current of the entire circuit including output buffer is 15 mA at the switching frequency of 10 MHz. The proposed circuit has DPWM duty ratio resolution of 0.125 %. It can accommodate load current up to 1 A. The maximum ripple of output voltage is 8 mV. To verify operation of the proposed circuit, we carried out simulation with Dongbu Hitek BCD $0.35{\mu}m$ technology parameter.

contactless power conversion system using the Boost converter (승압형 컨버터를 활용한 비접촉식 전력변환 시스템)

  • Lee S. J.
    • Proceedings of the KIPE Conference
    • /
    • 2003.11a
    • /
    • pp.214-217
    • /
    • 2003
  • The connectorless power supply system on that multi-contact causes confidence when the wiring reconstructed in the rear. As you see above, contact points between sets and indoor space cause inferior function of audio frequency so it needs to be eliminated. This paper explains the structure of connectorless power supply to supply the system with power crossing the air gap in the part of inductively in the connectorless power supply of both magnetic and electrical model. To get maximum output of electrical load, compensating capacitor compensates to show inter-inductance, lequeage-inductance reducing the track-inductance and access the conditions for resonance. At that time it accesses the maximum electric power. The small change of the value of compensating capacitor causes the changes of maximum electric power. Here the power electronics technology is used not only in the industrial machinery but also in the home appliances so the switching power supply is used to actualize the miniaturization, lightweight, and high efficiency. Generally the condenser input methods are widely used in the rectification circuit of switching power supply, but condenser input method generate great quantity of high frequency components because with this method the current flows in the power input filtering condenser only around value of peak of ac input voltage. To solve these problems, installation of power factor improve circuit on the front of filtering capacitence was considered. Several methods were suggested regarding, but the active filter method which makes smalliging and highly power factor possible are the produce main stream. IC for power factor improvement can be utilized by CMOS process proposing low power consumption. When the high power factor is considered seriously in the power factor improvement circuit, active filter method is selected. In the active filter method, the boost converter is used. Regarding this ·the boost converter is needed.

  • PDF

Improvement of Smart Surveillance Service using Service Priority (서비스 우선순위를 이용한 스마트 관제 서비스의 개선)

  • Seong, Dong-Su
    • Journal of Digital Contents Society
    • /
    • v.19 no.5
    • /
    • pp.1003-1010
    • /
    • 2018
  • When an applicant requests the emergency situation call or safe return service using a smart device, the smart surveillance service can select the CCTV(closed circuit television) cameras around the applicant using applicant's location information, then automatically takes a photograph to track the applicant. Since the surrounding CCTV camera shoots the applicant continuously using location information and the applicant can be observed by the monitor agent in real time, this service can be very helpful in an applicant's emergency situation or safe return. The existing smart surveillance service does not consider the priority of the emergency situation call and safe return service. Therefore, there is the disadvantage that the applicant who requests an emergency situation call service can not be photographed when safe return service has already preoccupied CCTV cameras which are capable of taking a picture of the applicant. The proposed smart surveillance service improves this disadvantage by using service priority.