• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.5
• /
• pp.682-686
• /
• 2016

A fully differential RC calibrator for accurate cut-off frequency of a programmable channel selection filter is proposed. The proposed RC calibrator consists of an RC timer, clock generator, synchronous counter, digital comparator, and control block. To verify the proposed RC calibrator, a six-order Chebyshev programmable low-pass filter with adjustable 3 dB cut-off frequency, which is controlled by the proposed RC calibrator, was implemented in a $0.18-{\mu}m$ CMOS technology. The channel selection filter with the proposed RC calibrator draws 1.8 mA from a 1.8 V supply voltage and the measured 3 dB cut-off frequencies of the channel selection LPF is controlled accurately by the RC calibrator.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2000.11a
• /
• pp.229-232
• /
• 2000

This research aims at developing a low-cost PC-NC system based on one-CPU and investigating the feasibility of its application to a simple-function lathe. Its hardware consists a two axes motion control board including a 24bit counter, 8253 timer, a 12bit DA converter, DIO board for PLC operation and a PC with Intel Pentium 466MHz. The fundamental real-time MC functions such as G-code interpretation, interpolation, position and velocity control of axes are performed. User programming interface with functions of icon manipulation, tool-path simulation and NC-code generation was implemented. In order to achieve real-time control and safety, axis control, NC interpretation, interpolation and user communication are completely executed during every interrupt interval of I msec.

• Journal of the Korean Society for Precision Engineering
• /
• v.7 no.1
• /
• pp.63-73
• /
• 1990

Low cost automatic welding machine is developed for the purpose of welding process automation of automobile parts with two dimensional welding joints. Developed gantry type machine is equipped with X, Y and roll axis stepping motors, and dirive units units are designed by two phase on drive scheme using shift registers. Control system is constructed by single board microcomputer of Z80A CPU, and also it is equipped with parallel input output ports and counter-timer chips. Linear and circular interpolation of welding head movement is accomplished by employing software digital differential analyzers. It has been shown that contour error of develped system is withi ${\pm}1.0mm$, meaning that the machine is suitable for CO2 arc welding process of automoble parts and is expected it's application to industry.

• Transactions of the Korean Society of Automotive Engineers
• /
• v.6 no.4
• /
• pp.198-210
• /
• 1998

A crank angle-based engine control system has been developed for use as an engine research tool to provide precise control of the fuel injection(timing and duration) and ignition(timing and dwell) in real-time. The engine event information is provided by the engine shaft encoder, and the engine control system uses this information to generate spark and injector control signals for relevant cylinders. Eight different engine types and four different rotary encoder resolutions can be accommodated by this system. Also this system allows a user to individually control the ignition and fuel injection for each cylinder in a simple manner such as through a keyboard or in a real-time operation from a closed-loop control program.

• Bulletin of the Korean Chemical Society
• /
• v.14 no.2
• /
• pp.211-215
• /
• 1993

A multichannel optical detector system employing a self-scanning linear photodiode array has been developed. The photodiode array detector system is designed for various applications which require fast, multichannel detection of transient signals. The detector system consists of a controller which runs on an IBM personal computer and a detector head connected to the controller through a DB-15 cable. The entire scanning of 1024 detector elements is achieved in 20 ms. By using an on-board 16-bit counter/timer, the operational mode of the photodiode array detector is fully programmable by software. The design considerations and the performance of the photodiode array detector system is presented.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.45 no.6
• /
• pp.94-105
• /
• 2008

Numerous platforms have been developed for ZigBee-based network embedded systems. Also, operating systems like TinyOS have been installed to facilitate efficient implementation of wireless sensor network applications which collect data, and/or execute commands. First of all, porting an operating system on a new platform may need invention of a substitute for a required but unsupported hardware component. This paper presents a multiplexed virtual system timer for a platform without a counter comparator which we have contrived to emulate by using an extra counter. Such porting also injects unexpected faults which cause a variety of painful failures. Unfortunately, TinyOS requires to handle a lot of asynchronous hardware interrupts which are hard to trace during debugging. Besides, simulators are not available for a new platform since the models of hardware on the platform are not usually developed, yet. We propose novel instrumentation techniques which can be used to effectively trace the bugs in such lack of debugging environment. These techniques are used to identify and fix a great deal of nasty issues in porting TinyOS 2.0 on MG2400 and MG2455 platforms made by RadioPulse Inc.

• Proceedings of the KSRS Conference
• /
• 2003.11a
• /
• pp.1096-1098
• /
• 2003

SBC(Single Board Computer) is being developed for MSC(Multi-Spectral Camera) on KOMPSAT-2(Korea Multi-Purpose Satellite). SBC controls all the units of MSC system and gets commands and sends telemetry to and from spacecraft bus via 1553 communication channel. Due to the fact that SBC does very important roles for MSC system operation and SBC operates with 100% duty cycle, SBC is designed to have high reliability. SBC which has Intel 80486 as a main processor includes eight serial communication channels, one mil-std-1553 interface channel and several discrete interfaces. SBC incorporates 2Mbyte radiation hardened SRAM(Static Random Access Memory) and 1Mbyte flash memory. There are also PIC(Programmable Interrupt Controller), counter, WDT(Watch Dog Timer) in the SBC. In this paper, the design result of the SBC is presented.

• Journal of IKEEE
• /
• v.23 no.3
• /
• pp.1068-1076
• /
• 2019

Most of the electronics we use today have built-in microcontrollers, which are called embedded systems. In such a small environment, responsiveness is very important for the microcontroller. In this paper, the basic input/output control, timer/counter interrupt operation principle, and understanding of the microcontroller are described. Program logic is proposed to improve throughput and latency by controlling characteristics of service routine and program execution order. The hardware simulations in this paper were verified using ATmega128 and PIC16F877A from Atmel and Microchip.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.11 no.5
• /
• pp.116-124
• /
• 2012

In this paper, we propose an efficient lighting control system design for AVR based LSDM control. This paper, an efficient lighting control system design for LSDM control be design divided as the signal control part for I/O data bus and the timer/counter part for clock signal control according to operating conditions. LSDM control logic be optimization to PORTx and DDRx register by specifying the logical value of each bit for effective control signal processing. And, the LSDM control signal by lighting control program execution of ATmega128 be designed to be LSDM lighting control by control logic operating. In this paper, a proposed lighting control system were measured to power loss rate to proved the power loss reduction about lighting status of LSDM control logic by download the lighting control program to system through serial from host PC. As a measurement result, a proposed lighting control system than the existing lighting control system were proved to be effective to the overall power consumption reduction.

• Progress in Medical Physics
• /
• v.3 no.1
• /
• pp.71-78
• /
• 1992

This study describes the design of the biophysiological signal processing analyzer which can collect and analyze the biosignal raw data. System hardware is consisted of the IBM PC AT. pre-amplifier. AID converter, Counter/Timer. and RS-232C processor. Biophysiological signal data were processed by the software digital filter. FFT and graphic processing routine. The tachogram and FFT of the the peak to peak interval time was accomplished by the Graphic user interface software using the biophysiological signal processed data. Using this system. the powerspectrum of the heart rate variability during the long term could be observed. Experimental results of this system approach our purpose. which is improved the cost performance. easy to use. reducing raw-data noise and optimizing model for digital filter.