• Title/Summary/Keyword: Thick Oxidation

Search Result 168, Processing Time 0.025 seconds

Thermal Transfer Pixel Patterning by Using an Infrared Lamp Source for Organic LED Display (유기 발광 소자 디스플레이를 위한 적외선 램프 소스를 활용한 열 전사 픽셀 패터닝)

  • Bae, Hyeong Woo;Jang, Youngchan;An, Myungchan;Park, Gyeongtae;Lee, Donggu
    • Journal of Sensor Science and Technology
    • /
    • v.29 no.1
    • /
    • pp.27-32
    • /
    • 2020
  • This study proposes a pixel-patterning method for organic light-emitting diodes (OLEDs) based on thermal transfer. An infrared lamp was introduced as a heat source, and glass type donor element, which absorbs infrared and generates heat and then transfers the organic layer to the substrate, was designed to selectively sublimate the organic material. A 200 nm-thick layer of molybdenum (Mo) was used as the lightto-heat conversion (LTHC) layer, and a 300 nm-thick layer of patterned silicon dioxide (SiO2), featuring a low heat-transfer coefficient, was formed on top of the LTHC layer to selectively block heat transfer. To prevent the thermal oxidation and diffusion of the LTHC material, a 100 nm-thick layer of silicon nitride (SiNx) was coated on the material. The fabricated donor glass exhibited appropriate temperature-increment property until 249 ℃, which is enough to evaporate the organic materials. The alpha-step thickness profiler and X-ray reflection (XRR) analysis revealed that the thickness of the transferred film decreased with increase in film density. In the patterning test, we achieved a 100 ㎛-long line and dot pattern with a high transfer accuracy and a mean deviation of ± 4.49 ㎛. By using the thermal-transfer process, we also fabricated a red phosphorescent device to confirm that the emissive layer was transferred well without the separation of the host and the dopant owing to a difference in their evaporation temperatures. Consequently, its efficiency suffered a minor decline owing to the oxidation of the material caused by the poor vacuum pressure of the process chamber; however, it exhibited an identical color property.

Fabrication and Characteristics of MMIC Substrate using Oxidation of Porous Silicon (다공질 실리콘 산화법을 이용한 MMIC 기판의 제조 및 그 특성)

  • Kwon, O.J.;Kim, K.J.;Lee, J.S.;Lee, J.H.;Choi, H.C.;Lee, J.H.;Kim, K.W.
    • Journal of Sensor Science and Technology
    • /
    • v.8 no.2
    • /
    • pp.202-209
    • /
    • 1999
  • Microstrip line was fabricated on the oxidized porous silicon layer which has nearly electrically and chemically identical properties with thermally oxidized silicon layer. Thick oxidized porous silicon layer of few tenth of micrometers was prepared by thermal oxidation of porous silicon layer on silicon substrate. Multi-step thermal oxidation process was used to obtain high Quality and thick oxidized silicon layer and to release thermal stress. Microstrip line was fabricated on the oxidized porous silicon layer. Its microwave characteristics were measured and the availability for MMIC substrate was investigated.

  • PDF

High-Temperature Oxidation of MoSi2 Heating Elements (이규화몰리브덴 고온발열체의 고온산화거동)

  • Seo, Chang-Yeol;Jang, Dae-Ga;Sim, Geon-Ju;Jo, Deok-Ho;Kim, Won-Baek
    • Korean Journal of Materials Research
    • /
    • v.6 no.1
    • /
    • pp.57-66
    • /
    • 1996
  • MoSi2 heating elements were fabricated by sintering of MoSi2 powders which were synthesized through SHS(Self-propagating high-temperature synthesis). Their high-temperature oxidation behavior in air through SHS(Self-propagating high-temperature synthesis). Their high-temperature oxidation behavior on air at 1000-1600$^{\circ}C$ was investigated through a high-temperature X-ray diffractomer and isothermal heating in a muffle furnace. The thermal expansion of MoSi2 and SiO2 was studied by measuring their lattice parameters on heating. The linear expansion coeffcient of MoSi2 along c-axis was about 1.5 times larger than that along a-axis showing a strong thermal anisotropy. Few $\mu\textrm{m}$-thick Mo5Si3 layer was found beneath SiO2 layer suggesting that The major reaction products would be SiO2 and Mo5Si3. The Si-rich bentonite resulted in the faster growth of MoSi2 grains probably by enhancing the mass transport when they are melted during high-temperature oxidation.

  • PDF

Effect of Alloying Elements Si, S, Cu, Sn, and Ni on Oxidation of Low Carbon Steels between 1050 and 1180℃ in Air (저탄소강의 대기중 1050~1180℃의 산화에 미치는 합금원소 Si, S, Cu, Sn, Ni의 영향)

  • Bak, Sang Hwan;Lee, Dong Bok;Baek, Seon-Pil
    • Korean Journal of Metals and Materials
    • /
    • v.48 no.8
    • /
    • pp.749-756
    • /
    • 2010
  • Low carbon steels were oxidized isothermally at 1050 and $1180^{\circ}C$ for 4 hr in air in order to determine the effect of alloying elements Si, S, Cu, Sn, and Ni on oxidation. For oxidation resistance of low carbon steels, the beneficial elements were Si, Cu, and Ni, whereas the harmful elements were S and Sn. The most active alloying element, Si, was scattered inside the oxide scale, at the scale-alloy interface, and as an internal oxide precipitate. The relatively noble elements such as Cu and Ni tended to weakly segregate at the scale-alloy interface. Sulfur and Sn were weakly, uniformly distributed inside the oxide scale. Excessively thick, non-adherent scales containing interconnected pores formed at $1180^{\circ}C$.

Effect of Re-oxidation on the Electrical Properties of Mutilayered PTC Thermistors (적층 PTC 써미스터의 전기적 특성에 대한 재산화의 영향)

  • Chun, Myoung-Pyo
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.26 no.2
    • /
    • pp.98-103
    • /
    • 2013
  • The alumina substrates that Ni electrode was printed on and the multi-layered PTCR thermistors of which composition is $(Ba_{0.998}Ce_{0.002})TiO_3+0.001MnCO_3+0.05BN$ were fabricated by a thick film process, and the effect of re-oxidation temperature on their resistivities and resistance jumps were investigated, respectively. Ni electroded alumina substrate and the multi-layered PTC thermistor were sintered at $1150^{\circ}C$ for 2 h under $PO_2=10^{-6}$ Pa and then re-oxidized at $600{\sim}850^{\circ}C$ for 20 min. With increasing the re-oxidation temperature, the room temperature resistivity increased and the resistance jump ($LogR_{290}/R_{25}$) decreased, which seems to be related to the oxidation of Ni electrode. The small sized chip PTC thermistor such as 2012 and 3216 exhibits a nonlinear and rectifying behavior in I-V curve but the large sized chip PTC thermistor such as 4532 and 6532 shows a linear and ohmic behavior. Also, the small sized chip PTC thermistor such as 2012 and 3216 is more dependent on the re-oxidation temperature and easy to be oxidized in comparison with the large sized chip PTC thermistor such as 4532 and 6532. So, the re-oxidation conditions of chip PTC thermistor may be determined by considering the chip size.

Thermal Oxidation of Porous Silicon (다공질 실리콘 (Porous Silicon) 의 열산화)

  • Yang, Cheon-Soon;Park, Jeong-Yong;Lee, Jong-Hyun
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.10
    • /
    • pp.106-112
    • /
    • 1990
  • The progress of oxidation of a porous silicon layer(PSL) was studied by examining the temperature dependence of the oxidation and the infrared absorption spectra. Thick OPSL(oxidized porous silicon layer). which has the same properties as thermal $SiO_{2}$ of bulk silicon, is formed in a short time by two steps wet oxidation of PSL at $700^{\circ}C$, 1 hr and $1100^{\circ}C$, 1 hr. Etching rate, breakdown strength of the OPSL are strongly dependent on the oxidation temperature, oxidation atmosphere. And its breakdown field was ${1\MV/cm^-2}$ MV/cm The oxide film stress was determined through curvature measurement using a dial gauge. During oxidation at temperature above $1000^{\circ}C$ in dry $O_{2}$, stress on the order of ${10^9}\dyne/{cm^2}{-10^10}\dyne/{cm^2}$ are generated in the OPSL.

  • PDF

Preparation of 40 wt.% Ag-coated Cu Particles with Thick Ag Shells and Suppression of Defects in the Particles (두꺼운 Ag shell이 형성되는 40 wt.% Ag 코팅 Cu 입자의 제조 및 입자 내 결함 억제)

  • Choi, Eun Byeol;Lee, Jong-Hyun
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.24 no.4
    • /
    • pp.65-71
    • /
    • 2017
  • To prepare the Cu-based filler material indicating enhanced oxidation resistance property and Ag content, Ag-coated Cu particles was fabricated by Ag plating of 40 wt % on the spherical Cu particles with an average size of $2{\mu}m$ and their oxidation behavior was also evaluated. In the case that ethylenediaminetetraacetic acid was used alone, the fabricated particles frequently showed broken structures such as delamination at Ag shell/core Cu interface and hollow structure that are induced by excessive galvanic displacement reaction. As a result, fraction of defect particles increased up to 19.88% after the Ag plating of 40 wt.%. However, the fraction in the 40 wt.% Ag-coated Cu particles decreased to 9.01% and relatively smooth surface and dense microstructure in the Ag shell were also observed with additional usage of hydroquinone as a complexing agent. Ag-coated Cu particles having the enhanced microstructure did not show any weight increase by oxidation for exposure to air at $160^{\circ}C$ for 2 h, indicating increased oxidation resistance property.

Growth of SiC Oxidation Protective Coating Layers on graphite substrates Using Single Source Precursors

  • Kim, Myung-Chan;Heo, Cheol-Ho;Park, Jin-Hyo;Park, Seung-Jun;Han, Jeon-Geon
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 1999.07a
    • /
    • pp.122-122
    • /
    • 1999
  • Graphite with its advantages of high thermal conductivity, low thermal expansion coefficient, and low elasticity, has been widely used as a structural material for high temperature. However, graphite can easily react with oxygen at even low temperature as 40$0^{\circ}C$, resulting in CO2 formation. In order to apply the graphite to high temperature structural material, therefore, it is necessary to improve its oxidation resistive property. Silicon Carbide (SiC) is a semiconductor material for high-temperature, radiation-resistant, and high power/high frequency electronic devices due to its excellent properties. Conventional chemical vapor deposited SiC films has also been widely used as a coating materials for structural applications because of its outstanding properties such as high thermal conductivity, high microhardness, good chemical resistant for oxidation. Therefore, SiC with similar thermal expansion coefficient as graphite is recently considered to be a g행 candidate material for protective coating operating at high temperature, corrosive, and high-wear environments. Due to large lattice mismatch (~50%), however, it was very difficult to grow thick SiC layer on graphite surface. In theis study, we have deposited thick SiC thin films on graphite substrates at temperature range of 700-85$0^{\circ}C$ using single molecular precursors by both thermal MOCVD and PEMOCVD methods for oxidation protection wear and tribological coating . Two organosilicon compounds such as diethylmethylsilane (EDMS), (Et)2SiH(CH3), and hexamethyldisilane (HMDS),(CH3)Si-Si(CH3)3, were utilized as single source precursors, and hydrogen and Ar were used as a bubbler and carrier gas. Polycrystalline cubic SiC protective layers in [110] direction were successfully grown on graphite substrates at temperature as low as 80$0^{\circ}C$ from HMDS by PEMOCVD. In the case of thermal MOCVD, on the other hand, only amorphous SiC layers were obtained with either HMDS or DMS at 85$0^{\circ}C$. We compared the difference of crystal quality and physical properties of the PEMOCVD was highly effective process in improving the characteristics of the a SiC protective layers grown by thermal MOCVD and PEMOCVD method and confirmed that PEMOCVD was highly effective process in improving the characteristics of the SiC layer properties compared to those grown by thermal MOCVD. The as-grown samples were characterized in situ with OES and RGA and ex situ with XRD, XPS, and SEM. The mechanical and oxidation-resistant properties have been checked. The optimum SiC film was obtained at 85$0^{\circ}C$ and RF power of 200W. The maximum deposition rate and microhardness are 2$mu extrm{m}$/h and 4,336kg/mm2 Hv, respectively. The hardness was strongly influenced with the stoichiometry of SiC protective layers.

  • PDF

Selective Oxidation of Single Crystalline AlAs layer on GaAs substrate and XPS(X-ray photoelectron spectroscopy) Analysis (GaAs 기판위에 성장된 단결정 AlAs층의 선택적 산화 및 XPS (X-ray photonelectron spectroscopy) 분석)

  • Lee, Suk-Hun;Lee, Young-Soo;Tae, Heung-Sik;Lee, Young-Hyun;Lee, Jung-Hee
    • Journal of Sensor Science and Technology
    • /
    • v.5 no.5
    • /
    • pp.79-84
    • /
    • 1996
  • A $1\;{\mu}m$ thick n-type GaAs layer with Si doping density of $1{\times}10^{17}/cm^{3}$ and a $500{\AA}$ thick undoped single crystalline AlAs layer were subsequently grown by molecular beam epitaxy on the $n^{+}$ GaAs substrate. The AlAs/GaAs layer was oxidized in $N_{2}$ bubbled $H_{2}O$ vapor($95^{\circ}C$) ambient at $400^{\circ}C$ for 2 and 3 hours. From the result of XPS analysis, small amounts of $As_{2}O_{3}$, AlAs, and elemental As were found in the samples oxidized up to 2 hours. After 3 hours oxidation, however, various oxides related to As were dissolved and As atoms were diffused out toward the oxide surface. The as-grown AlAs/GaAs layer was selectively converted to $Al_{2}O_{3}/GaAs$ at the oxidation temperature $400^{\circ}C$ for 3 hours. The oxidation temperature and time is very critical to stop the oxidation at the AlAs/GaAs interface and to form a defect-free surface layer.

  • PDF

A Study on the Structure of Polycrystalline Silicon Thin Film Transistor for Reducing Off-Current (OFF 전류의 감소를 위한 다결정 실리콘 박막 트랜지스터의 구조 연구)

  • Oh, Jeong-Min;Min, Byung-Hyuk;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 1993.07b
    • /
    • pp.1292-1294
    • /
    • 1993
  • This paper proposes a new structure of polycrystalline silicon(poly-Si) thin film transistor(TFT) having a thick gate-oxide below the gate edge. The new structure is fabricated by the gate re-oxidation in wet ambient. It is shown that the thick gate-oxide below the gate edge is effective in reducing the leakage current and the gate-drain overlap capacitance. We have simulated this device by using the SSUPREM4 process simulator and the SPISCES-2B device simulator. As a simulation result it is found that the new structure provides a low tentage current less than 0.2 pA and achieves a on/off ratio as high as $5{\times}10^7$.

  • PDF