• Journal of Power Electronics
• /
• v.6 no.4
• /
• pp.330-339
• /
• 2006

This paper deals with novel electronic ballast based on single-stage power processing topology using a symmetrical half-bridge inverter and current injection circuit. The half-bridge inverter drives the output parallel resonant circuit and injects current through the power factor correction (PFC) circuit. Because of high frequency current injection and high frequency modulated voltage, the proposed circuit maintains the unity power factor (UPF) with low THD even under wide variation in ac input voltage. This circuit needs minimum and lower sized components to achieve the UPF and high efficiency. This leads to an increase in reliability of ballast at low cost. Furthermore, to reduce cost, the electronic ballast is designed for two series-connected fluorescent lamps (FL). The analysis and experimental results are presented for ($2{\times}36$ Watt) fluorescent lamps operating at 50 kHz switching frequency and input line voltage (230 V, 50 Hz).

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.276-280
• /
• 2001

In this paper, an approach to the design of negative impedance stabilizing controllers for PWM DC/DC converters that are used in DC switching. power supplies with constant power loads is presented. The control approach is based on the feedback linearization technique. Because of the negative impedance destabilizing characteristics of constant power loads, classical linear control methods have stability limitations around the operating points. However, the proposed stabilizing technique improves large-signal stability and dynamic responses. The proposed controllers are simulated and their responses under different operations are studied. Stability of the control technique is also verified using the second theorem of Lyapunov.

• Journal of Electrical Engineering and Technology
• /
• v.3 no.1
• /
• pp.130-134
• /
• 2008

The increasing size of very large scale integration (VLSI) circuits, high transistor density, and popularity of low-power circuit and system design are making the minimization of power dissipation an important issue in VLSI design. Test Power dissipation is exceedingly high in scan based environments wherein scan chain transitions during the shift of test data further reflect into significant levels of circuit switching unnecessarily. Scan chain or cell modification lead to reduced dissipations of power. The ETC algorithm of previous work has weak points. Taking all of this into account, we therefore propose a new algorithm. Its name is RE_ETC. The proposed modifications in the scan chain consist of Exclusive-OR gate insertion and scan cell reordering, leading to significant power reductions with absolutely no area or performance penalty whatsoever. Experimental results confirm the considerable reductions in scan chain transitions. We show that modified scan cell has the improvement of test efficiency and power dissipations.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.8
• /
• pp.392-401
• /
• 2001

This paper presents the single-stage high power factor AC to DC converter operated in active-clamp mode. The proposed converter is added active-clamping circuit to boost-flyback single-stage power factor corrected power supply. The active-clamping circuit limits voltage spikes, recycles the energy trapped in the leakage inductance, and provides a mechanism for achieving soft switching of the electronic switches to reduce the switching loss. The auxiliary switch of active-clamping circuit uses the same control and driver circuit as the main switch to reduce the additional cost and size. To verify the performance of the proposed converter, a 100W converter has been designed. The proposed converter gives good power factor correction, low line current harmonic distortions, and tight output voltage regulation, as used unity power factor.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.179-185
• /
• 2005

This paper presents a novel circuit topology of a high efficiency single-phase power conditioner. This power conditioner is composed of time-sharing sinewave absolute pulse width modulated boost chopper with a bypass diode in the first power processing stage and time-sharing sinewave pulse width modulated full-bridge inverter in the second power processing stage operated by time-sharing dual mode pulse pattern control scheme. The unique operating principle of the two power processing stage with time-sharing dual mode sinewave modulation scheme is described with a design example. This paper proposes also a sinewave tracking voltage controlled soft switching PWM boost chopper with a passive auxiliary edge-resonant snubber. The new conceptual operating principle of this novel power conditioner related to new energy utilization system is presented and discussed through the experimental results.

• Proceedings of the KIEE Conference
• /
• 1993.11a
• /
• pp.132-134
• /
• 1993

A new Zero-Current Switched(ZCS) High Power Factor Rectifier for the. power factor correction is proposed. The proposed single phase rectifier enables a zero-current switching operation of all the power devices allowing the circuit to operate at high switching frequencies and high power levels. A dynamic model and a predictive current control technique for the ZCS-High Power Factor Rectifier(HPFR) are proposed. With the proposed dynamic model, an analysis for the internal operational characteristics is explored. With the proposed control technique, the unity power factor.

• Proceedings of the Korean Society of Marine Engineers Conference
• /
• 2005.06a
• /
• pp.1011-1015
• /
• 2005

Fully digital controlled 20-bit magnet power supplies have been developed and successfully tested for closed orbit correction of PLS(Pohang Light Source). The new digital power supply has used fiber optics for 25kHz switching of IGBT drivers, and implemented DSP, ADC, Interlock, DCCT cards in a compact 3U-sized 19" chassis. Input/Output low-pass filters suppress harmonics of 60Hz line frequency and switching frequency noise effectively. Overall performance of the power supplies have been demonstrated as +/- 2ppm short-term stability(<1 min), and +/- 10ppm long-term stability(<36 hours). All the existing 12-bit 70 power supplies for vertical correction magnets will be replaced with new digital power supplies during 2005 summer shutdown period. In this paper, we will describe the hardware structure and control method of the digital power supply and the experimental results will be shown.

• Proceedings of the KIPE Conference
• /
• 2008.06a
• /
• pp.317-319
• /
• 2008

태양전지는 일사량 및 온도에 의해 출력 특성이 변화하여 최대전력을 얻을 수 있는 위치도 변화한다. 따라서 태양전지의 동작점을 최대 전력점에서 동작하게 하는 최대전력점 추적(MPPT, Maximum Power Point Tracking) 이 필요하다. 본 논문에서는 One switching cycle 내에 최대전력점을 추종하는 MPPT 제어 방법을 제안한다. 이 방식은 빠르게 최대 동작점을 찾을 수 있고 고효율을 가지며 다른 방식에 비해 구성이 간단하다. 새로 제안된 제어기법의 타당성을 검증하기 위하여 MPPT 실험을 수행하였다.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.21 no.6
• /
• pp.542-545
• /
• 2016

This work proposes a capacitive coupling-based wireless battery charging circuit that is built with vehicle glasses for electric vehicles. A capacitive coupling wireless power transfer offers many advantages, such as low metal impact and low energy transfer efficiency changes in accordance with changes in position. However, a large coupling capacitor is needed for high power transfer. Therefore, a new capacitive coupling-based wireless power transfer LLC resonant converter built with the glasses of an electric vehicle is proposed. The proposed converter is composed of coupling capacitors with glasses of an electric vehicle and two transformers for impedance transformation. The proposed LLC converter can transfer large power and obtain high efficiency with zero voltage switching. The validity and features of the proposed circuit is verified by experimental results with a 1.2 kW prototype.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.4
• /
• pp.502-509
• /
• 2013

It presents an efficient switching pattern, which expects a reduction of switching losses in a cascaded H-bridge PWM multilevel inverter. By the proposed switching scheme, the lower H-bridge module operates at low frequency of 60[Hz] because it assigns to transfer most load power. The upper H-bridge module operates at high frequency of PWM switching to improve THD of output voltage. The proposed switching pattern applies to cascaded H-bridge multilevel inverter with PD, APOD, bipolar, and unipolar switching methods. By computer-aided simulations, we verify the validity of the proposed switching scheme. Finally, we prove that the proposed PD and APOD switching patterns are better than those of the conventional one in efficiency.