• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2003년도 춘계학술대회논문집
• /
• pp.136-141
• /
• 2003

This paper is concerned with the eddy current damper which can be used to enhance the damping of the host structure. The operating principle of the eddy current damper is first explained in detail. The dynamic interaction between the magnets and the copper plate produces eddy current thus resulting in the damping force. By attaching the eddy current damper to the host structure, the damping of the total structure can be increased so that vibrations can be suppressed. The advantage of the eddy current damper is that it doesn't require any electronic devices and power supply. The effect of the eddy current damper on the global dynamic characteristics of the structure is investigated by considering the cantilever with the eddy current damper. Experimental results show that the eddy current damper is an effective device for vibration suppression.

• Journal of Electrical Engineering and Technology
• /
• 제13권3호
• /
• pp.1241-1250
• /
• 2018

Parallel three-phase voltage source inverters in a direct connection configuration are widely used to increase system power ratings. A zero-sequence circulating current can be generated according to the switching method; however, the zero-sequence circulating current not only distorts current, but also reduces the system reliability and efficiency. In this paper, a model predictive control scheme is proposed for parallel inverters to drive an interior permanent magnet synchronous motor with zero-sequence circulating current suppression. The voltage vector of the parallel inverters is derived to predict and control the torque and stator flux components. In addition, the zero-sequence circulating current is suppressed by designing the cost function without an additional current sensor and high-impedance inductor. Simulation and experimental results are presented to verify the proposed control scheme.

• 전자공학회논문지
• /
• 제52권11호
• /
• pp.36-43
• /
• 2015

본 연구를 통해서 초점면 배열 이차원 마이크로볼로미터를 위한 픽셀 단위의 신호취득 회로를 연구하였다. 높은 응답도와 긴 적분시간을 갖는 픽셀 단위의 구조를 위해 이 단계 바이어스 전류 억제 방식을 갖는 전류 미러 입력회로를 제안하였다. 제안하는 회로는 $0.35-{\mu}m$ 2-poly 4-metal CMOS 공정을 이용하여 설계했고, 마이크로볼로미터의 배열 크기는 $320{\times}240$이며 픽셀 크기는 $50{\mu}m{\times}50{\mu}m$이다. 제안하는 이 단계 바이어스 전류 억제 방식은 넓은 보정 범위에서 충분히 작은 보정 오차를 보이며, 설계 파라미터를 조정하여 보정 범위와 보정 오차를 간단히 최적화할 수 있다. 제안하는 회로는 높은 응답도와 1 ms 이상의 긴 적분시간을 갖기 때문에 회로의 잡음등가온도차(NETD)를 26 mK까지 개선할 수 있고, 이는 기존회로의 잡음등가 온도차인 67 mK에 비해 매우 개선된 수치이다.

• Journal of Electrical Engineering and Technology
• /
• 제3권3호
• /
• pp.373-378
• /
• 2008

In this paper, an Active Power Filter (APF) is implemented using a dSPACE DS1104 processor to compensate harmonics and reactive power produced by nonlinear load. The reference source current is computed based on the measurement of harmonics in the supply voltage and load current. A hysteresis based current controller has been implemented in a DSP processor for injecting the compensating current into the power system, so that APF allows suppression of the harmonics and reactive power component of load current, resulting in a supply current that is purely sinusoidal. Simulation and experimental results of the proposed APF to meet the IEEE-519 standards are presented.

• KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
• /
• 제2B권4호
• /
• pp.174-182
• /
• 2002

This paper presents a comprehensive study on reducing commutation torque ripples generated in brushless DC motor drives with only a single do-link current sensor provided. In such drives, commutation torque ripple suppression techniques that are practically effective in low speed as well as high speed regions are scarcely found. The commutation compensation technique proposed here is based on a strategy that the current slopes of the incoming and the outgoing phases during the commutation interval can be equalized by a proper duty-ratio control. Being directly linked with deadbeat current control scheme, the proposed control method accomplishes suppression of the spikes and dips superimposed on the current and torque responses during the commutation intervals of the inverter. Effectiveness of the proposed control method is verified through simulations and experiments.

• The Korean Journal of Physiology and Pharmacology
• /
• 제5권5호
• /
• pp.367-371
• /
• 2001

The chromosome 7-linked long QT syndrome (LQT2) is caused by mutations in the human ether-a- go-go-related gene (HERG) that encodes the rapidly activating delayed rectifier $K^+$ current, $I_{Kr},$ in cardiac myocytes. Different types of mutations have been identified in various locations of HERG channel. One of the mechanisms for the loss of normal channel function is due to membrane trafficking of channel protein. The decreased channel function in some deletion mutants appears to be due to loss of coupling with wild type HERG to form the functional channel as the tetramer. Most of missense mutants with few exceptions could interact with wild type HERG to form functional tetramer and caused dominant negative suppression with co-injection with wild type HERG showing variable effects on current amplitude, voltage dependence, and kinetics of activation and inactivation. Two missense mutants at pore regions of HERG found in Japanese LQT2 (A614V and V630L) showed accentuated inward rectification due to a negative shift in steady-state inactivation and fast inactivation. One mutation in S4 region (R534C) produced a negative shift in current activation, indicating the S4 serving as the voltage sensor and accelerated deactivation. The C-terminus mutation, S818L, could not express the current by mutant alone and did not show dominant negative suppression with co-injection of equal amount of wild type cRNA. Co-injection of excess amount of mutant with wild type produced dominant negative suppression with a shift in voltage dependent activation. Therefore, multiple mechanisms are involved in different mutations and functional abnormality in LQT2. Further characterization with the interactions between various mutants in HERG and the regulatory subunits of the channels (MiRP1 and minK) is to be clarified.

• 전력전자학회논문지
• /
• 제21권4호
• /
• pp.312-319
• /
• 2016

Zero-sequence Circulating Current (ZSCC) flows inevitably in parallel converters that share common DC and AC sources. The ZSCC commonly flowing in all converters increases loss and decreases the overall capacity of parallel converters. This paper proposes a simple and effective ZSCC suppression method based on the Space Vector PWM (SVPWM) with the ZSCC controller. The zero-sequence voltage for the proposed SVPWM is calculated on the basis of the grid voltage and not on the phase voltage references. The limit of the linear modulation region of the converters with the proposed method is analyzed and compared with other methods, thereby proving that the limit of the region can be extended with the proposed method. The effectiveness of the proposed method has been verified through the experimental setup comprising four parallel three-level converters. The ZSCC is confirmed to be well suppressed, and the linear modulation region is extended simultaneously with the proposed method. Moreover, the proposed control method does not require any communication between the converters to suppress the ZSCC unlike other conventional methods.

• Journal of Electrical Engineering and Technology
• /
• 제8권6호
• /
• pp.1305-1309
• /
• 2013

The application of the superconducting fault current limiter (SFCL) in a power distribution system is expected to contribute the voltage-sag suppression of the bus line as well as the fault-current reduction of the fault line. However, the application effects of the SFCL on the voltage sag of the bus line including the fault current are dependent on its application location in a power distribution system. In this paper, we investigated the fault current limiting and the voltage sag suppressing characteristics of the SFCL due to its application location such as the outgoing point of the feeder, the bus line, the neutral line and the 2nd side of the main transformer in a power distribution system, and analyzed the trace variations of the bus-voltage and fault-feeder current. The simulated power distribution system, which was composed of the universal power source, two transformers with the parallel connection and the impedance load banks connected with the 2nd side of the transformer through the power transmission lines, was constructed and the short-circuit tests for the constructed system were carried out. Through the analysis on the short-circuit tests for the simulated power distribution system with the SFCLs applied into its representative locations, the effects from the SFCL's application on the power distribution system were discussed from the viewpoints of both the suppression of the bus-voltage sag and the reduction of the fault current.

• 대한전기학회논문지
• /
• 제35권2호
• /
• pp.55-61
• /
• 1986

This paper describes the generation region and suppression effect of the abnormal field voltage induced when the synchronous generator is switched to the infinite bus, the critical value of negative field current is calculated by simmulation which has parameters of the phase difference and voltatge ratio between the bus and the generator. The suppression effect of discharge resistance connected in parallel with the field circuit is also investigated. According to this study, the optimal value of discharge resistance which can suppress effectively the abnormal field voltage may be calculated.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제52권5호
• /
• pp.238-245
• /
• 2003

In this paper, a single Phase voltage source voltage-controlled active power filter(APF) for power quality improvement was proposed. The proposed APF has the performance of harmonic suppression and unity power factor correction. The performance of harmonic suppression can be obtained by controlling the waveshape of the APF output voltage to be sine wave. And, unity power factor is controlled by the reactive power control loop of the APF output. Simulation and experimental results using diode rectifier showed that the voltage-controlled APF, unlike the current-controlled APF, can reduce the voltage harmonics as well as current harmonics. Also the results showed that the input dover factor and power quality were greatly improved.