• Title/Summary/Keyword: Split dc-link

Search Result 19, Processing Time 0.021 seconds

DC-Link Voltage Unbalancing Compensation of Four-Switch Inverter for Three-Phase BLDC Motor Drive (3상 BLDC 전동기 구동을 위한 4-스위치 인버터의 DC-Link 전압 불평형 보상)

  • Park, Sang-Hoon;Yoon, Yong-Ho;Lee, Byoung-Kuk;Lee, Su-Won;Won, Chung-Yuen
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.58 no.4
    • /
    • pp.391-396
    • /
    • 2009
  • In this paper, a control algorithm for DC-Link voltage unbalancing compensation of a four-switch inverter for a three-phase BLDC motor drive is proposed. Compared with a conventional six-switch inverter, the split source of the four-switch inverter can be obtained by splitting DC-link capacitor into two capacitors to drive the three phase BLDC motor. The voltages across each of two capacitors are not always equal in steady state because of the unbalance in the impedance of the DC-link capacitors $C_1$ and $C_2$ or the variable current flowed into the capacitor's neutral point in motor control. Despite the unbalance, if the BLDC motor may be run for a long time the voltage across one of the capacitors is more increased. So the unbalance in the capacitors voltages will be accelerated. As a result, The current ripple and torque ripple is increased due to the fluctuation of input current which flows into 3-phase BLDC motor. According to that, the vibration of motor will be increased and the whole system will be instable. This paper presents a control algorithm for DC-Link voltage unbalancing compensation. The sampling from the voltages across each of two capacitors is used to perform the voltage control of DC-Link by using the feedforward controller.

3-Dimensional SVM Technique for the Three-Phase Four-Leg Voltage Source Inverter System (3상 4레그 전압형 인버터를 위한 3차원 공간벡터변조 기법)

  • Doan, Van-Tuan;Choi, Woo-Jin
    • Proceedings of the KIPE Conference
    • /
    • 2013.11a
    • /
    • pp.111-112
    • /
    • 2013
  • The three-phase four-leg voltage source inverter (VSI) topology can be an interesting option for the three phase-four wire system. With an additional leg, this topology can handle the neutral current, hence the DC link capacitance can be reduced significantly. In this paper the three dimensional space vector modulation (3D SVM) in ${\alpha}{\beta}{\gamma}$ coordinates for the three-phase four-leg VSI is presented. By using the 3D SVM method, the DC link voltage can be reduced by 16% compared with the split DC link capacitor topology and the output distortion can also be reduced under the unbalanced load condition.

  • PDF

Split-Capacitor Dual-Active-Bridge Converter (Split-Capacitor Dual-Active-Bridge 컨버터)

  • Kim, Kisu;Park, Siho;Cha, Honnyong;Choi, Byungcho
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.23 no.5
    • /
    • pp.352-358
    • /
    • 2018
  • A split-capacitor (SC) dual-active-bridge (DAB) converter is proposed in this study. The DC-link capacitors of input and output are split in the proposed converter. The primary and secondary windings of transformer are connected to the midpoints of the DC-links. Hence, the SC DAB converter can inherently prevent transformer from saturation. Although the switch current stress of the proposed converter is twice that of the conventional DAB converter, the switch voltage stress is reduced by half. Therefore, the proposed converter can reduce switching loss and achieve high efficiency in a high switching frequency. Given the SC structure, the proposed converter can readily be connected to neutral-point-clamped- or half-bridge-type converters. The topology of the proposed converter is presented and the operating principle is analyzed in detail. A 3-kW hardware prototype was built and tested to verify the performance of the proposed converter.

An Analysis of Optimal Link Voltage of VS-SVPWM for Current Harmonics Reduction

  • Lee Dong-Hee;Park Han-Woong;Ahn Jin-Woo;Kwon Young-Ahn
    • Proceedings of the KIPE Conference
    • /
    • 2002.07a
    • /
    • pp.343-346
    • /
    • 2002
  • In recent, complex SVPWM (Space Vector PWM) algorithm can be easily implemented by high performance microprocessor and DSP. Various SVPWM techniques are widely studied due to the advantages of low harmonic distortion and high use ratio of D.C. link voltage. Most of various studies for improving of VS-PWM inverter performance are concentrated about switching pattern and zero pulse pattern split algorithms. However, dc link voltage that is determined at rated load and speed conditions is not proper in the low speed and under rated load. In this paper, analysis of current ripple with digitally implemented SVPWM inverter is introduced according to link voltage. The optimal link voltage in the designed inverter system and load condition is provided in order to suppress output voltage error and current ripple. As remaining the effective voltage vector interval per sampling period sufficiently, additional voltage error and current ripple are suppressed. The proposed algorithm is verified through digital simulation and experimental results.

  • PDF

Control of the Neutral Leg in Three-Phase Four-Wire Inverter Using Proportional-Resonant Controller (PR 제어기를 이용한 3상 4선식 인버터 Neutral Leg 제어 방법)

  • Han, Jungho;Song, Joongho
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.29 no.2
    • /
    • pp.54-61
    • /
    • 2015
  • In 3-phase 4-wire inverter, the unbalanced loads cause to increase the neutral current which brings the voltage deviation between the split dc-link capacitors to be larger. In order to solve this problem, a neutral leg is provided additively to the ordinary inverter circuit and the associated control methods are devised. This paper proposes a new neutral-leg controller based on a PR controller and shows relatively good performance even under unbalanced linear loads and nonlinear loads. The proposed control strategy illustrates its effectiveness under the various operating conditions through simulation works.

Failure Prediction Monitoring of DC Electrolytic Capacitors in Half-bridge Boost Converter (단상 하프-브리지 부스트 컨버터에서 DC 전해 커패시터의 고장예측 모니터링)

  • Seo, Jang-Soo;Shon, Jin-Geun;Jeon, Hee-Jong
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.63 no.4
    • /
    • pp.345-350
    • /
    • 2014
  • DC electrolytic capacitor is widely used in the power converter including PWM inverter, switching power supply and PFC Boost converter system because of its large capacitance, small size and low cost. In this paper, basic characteristics of DC electrolytic capacitor vs. frequency is presented and the real-time estimation scheme of ESR and capacitance based on the bandpass filtering is adopted to the single phase boost converter of uninterruptible power supply to diagnose its split dc-link capacitors. The feasibility of this real-time failure prediction monitoring system is verified by the computer simulation of the 5[kW] singe phase PFC half-bridge boost converter.

Analytic Model of Four-switch Inverter-fed Driving System for Wye or Delta-connected Motor with Current Ripple Reduction Scheme

  • Lee, Dong-Myung;Jung, Jin-Woo;Heo, Seo Weon;Kim, Tae Heoung
    • Journal of Electrical Engineering and Technology
    • /
    • v.11 no.1
    • /
    • pp.109-116
    • /
    • 2016
  • This paper proposes an analytic model for four-switch inverter (FSI)-driven wye (Y) or delta (Δ)-connected motors with a current ripple reduction algorithm. FSIs employ four switches in controlling three-phase load instead of using six switches. They have split dc-link stage, and due to this inherent structure there exists the voltage difference between upper and lower capacitors, which results in distortion of the inverter output voltage. To study characteristics of FSIs, this paper presents an advanced simulation models of FSI-driven control system for 3-phase motor that can has a wire connection either Y or Δ. In addition, this paper introduces a current ripple reduction scheme that mitigates degradation of control performance due to the voltage difference between the dc-link capacitors. The validity of the proposed method and the analytic model is verified by simulations and experiments carried out with 1-HP induction machine with Y or Δ-connection

A Study on the Neutral Point Voltage Control Limitation Area in Three-Level Inverter (3레벨 인버터의 중성점 전압 제어 제한 영역에 관한 연구)

  • Hwang, Han-Kyu;Park, Yongsoon
    • Proceedings of the KIPE Conference
    • /
    • 2017.11a
    • /
    • pp.95-96
    • /
    • 2017
  • A three-level inverter is widely used thanks to its excellent performances, but the voltage may fluctuate at the neutral point of the split DC-Link. Neutral point voltage fluctuations cause inverter performance degradation and switching element damage, so the neutral point voltage control is essential. However, the neutral point control can be also limited by modulation index and power factor. This paper analyzes the limitation of the neutral point voltage control due to the limitation of zero-sequence voltage, and suggests a method to determine the region where the PWM has to be changed for a better neutral point control.

  • PDF

Observer Method for Three-Phase Current Estimation in PWM Inverters Using a single Sensor

  • Kim, Hyung-Seop;Im, Won-Sang;Ku, Hyun-Keun;Kim, Jang-Mok
    • Proceedings of the KIPE Conference
    • /
    • 2012.11a
    • /
    • pp.211-212
    • /
    • 2012
  • This paper proposes a single current sensor control technique for controlling motors that use only a single DC-Link current sensing resistor to obtain the information of three line currents. However, the measurement is distorted due to the too narrow current pulse width in the shunt resistor. To solve this problem, the existing phase current reconstruction methods are voltage split methods. They have a disadvantage which makes noise. A new dedicated observer is applied to decrease noise problem. Experimental results showed the effectiveness of the proposed method.

  • PDF