• Title/Summary/Keyword: Speed Estimator

Search Result 262, Processing Time 0.028 seconds

Position-Speed Estimator using Kalman Filter with Parameter Identification (기계적인 시정수의 동정을 가지는 Kalman 필터를 사용한 위치-속도 추정자)

  • Shin, Ki-Sang;Lee, Je-Hie;Huh, Uk-Youl
    • Proceedings of the KIEE Conference
    • /
    • 1997.07b
    • /
    • pp.434-436
    • /
    • 1997
  • 본 연구에서는 저속에서 발생하는 측정잡음에 대한 문제를 불규칙 확률시스템으로 고려하여 Kalman 필터를 관측자로서 사용하고 고속에서뿐만 아니라 저속에서의 위치와 속도 추정성능을 향상시키고자 한다. Kalman 필터는 확률적 외란을 포함하고 있는 동적시스템에 적용되는 최적상태 추정자이다. 또한 이 Kalman 필터는 외란을 가지는 이산형 실시간 동적 처리 시스템에서 최적의 미지 상태를 추정하기 위해 선형, 불편향, 그리고 최소 오차분산 회귀형 알고리즘을 제공한다. 또한, MRAS(Model Reference Adaptive System) 방법을 이용하여 모터와 부하에 대응되는 기계적 시정수를 동정한다. 이 방법은 기계적인 시정수가 알려지지 않은 시스템에 적용하여 위치와 속도의 추정을 가능하게 하기 위해서이다. 더욱이 동정의 결과를 이용하여 Kalman 필터 알고리즘에 적용한다.

  • PDF

Control of Bead Geometry in GMAW (GMAW에서 비드형상제어에 관한 연구)

  • 이재범;방용우;오성원;장희석
    • Journal of Welding and Joining
    • /
    • v.15 no.6
    • /
    • pp.116-123
    • /
    • 1997
  • In GMA welding processes, bead contour and penetration patterns are criterion to estimate weld quality. Bead geometry is commonly defined with width, height and depth. When weaving is taken into account, selection of welding conditions is known to be difficult. Thus, empirical or trial-and-error method are usually introduced. This study examined the correlation of welding process variables including weaving parameters with bead geometry using srtificial neural networks(ANN). The main task of the Ann estimator is to realize the mapping characteristics from the sampled welding process variables to the actual bead geometry through training. After the neural network model is constructed, welding process variables for desired bead geometry is selected by inverse model. Experimental varification of the inverse model is conducted through actual welding.

  • PDF

Control Algorithm for PMSM using Rectangular Two Hall Sensors Compensated by Sensorless Control Method (센서리스 제어 기법에 의해 보완된 두 개의 구형파 홀센서를 이용한 PMSM 제어 알고리즘)

  • Lee, Jung-Hyo;Lee, Taek-Ki;Kim, Young-Ryul;Won, Chung-Yuen
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.26 no.5
    • /
    • pp.40-47
    • /
    • 2012
  • The PMSM position sensor using two rectangular hall sensors can restrictively acquire the 90[$^{\circ}$] position information of rotor according to electrical angle. Thus, the control method using this position sensor cannot react properly to a rapid load torque change. On the other hand, even though a sensorless method has the advantage of acquiring instantaneous rotor position information, the accuracy of position sensor can be determined by the gain value of estimator. This paper suggests a robust speed control method on torque fluctuation condition, which combines low cost two rectangular hall sensors and sensorless control method.

Mechanism Development and Heading Control of Catamaran-type Sail Drone

  • Man, Dong-Woo;Kim, Hyun-Sik
    • Journal of Ocean Engineering and Technology
    • /
    • v.35 no.5
    • /
    • pp.360-368
    • /
    • 2021
  • The need for energy harvesting in marine environments is gradually increasing owing to the energy limitation of marine robots. To address this problem, a catamaran-type sail drone (CSD), which can harvest marine energies such as wind and solar, was proposed in a previous study. However, it was designed and manufactured without considering the stability, optimal hull-form, and maintenance. To resolve these problems, a CSD with two keels, a performance estimator, V-shape hulls, and modularized components is proposed and its mechanism is developed in this study. To verify the performance of the CSD, the performance estimation using smoothed-particle hydrodynamics (SPH) and the heading control using fuzzy logic controller (FLC) are performed. Simulation results show the attitude stability of the CSD and the experimental results show the straight path of the CSD according to wind conditions. Therefore, the CSD has potential applications as an energy harvesting system.

An Efficient Hardware-Software Co-Implementation of an H.263 Video Codec (하드웨어 소프트웨어 통합 설계에 의한 H.263 동영상 코덱 구현)

  • 장성규;김성득;이재헌;정의철;최건영;김종대;나종범
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.4B
    • /
    • pp.771-782
    • /
    • 2000
  • In this paper, an H.263 video codec is implemented by adopting the concept of hardware and software co-design. Each module of the codec is investigated to find which approach between hardware and software is better to achieve real-time processing speed as well as flexibility. The hardware portion includes motion-related engines, such as motion estimation and compensation, and a memory control part. The remaining portion of theH.263 video codec is implemented in software using a RISC processor. This paper also introduces efficient design methods for hardware and software modules. In hardware, an area-efficient architecture for the motion estimator of a multi-resolution block matching algorithm using multiple candidates and spatial correlation in motion vector fields (MRMCS), is suggested to reduce the chip size. Software optimization techniques are also explored by using the statistics of transformed coefficients and the minimum sum of absolute difference (SAD)obtained from the motion estimator.

  • PDF

Design of Efficient 8bit CMOS AD Converter for SOC Application (SOC 응용을 위한 효율적인 8비트 CMOS AD 변환기 설계)

  • Kwon, Seung-Tag
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.12
    • /
    • pp.22-28
    • /
    • 2008
  • This paper designed a efficient 8-bit CMOS analog-to-digital converter(ADC) for an SOC(System On Chip) application. The architecture consists of two modified 4-bit full-flash ADCs, it has been designed using a more efficient architecture. This is to predict roughly the range in which input signal residers and can be placed in the proximity of input signal based on initial prediction. The prediction of input signal is made available by introducing a voltage estimator. For 4-bit resolution, the modified full-flash ADC need only 6 comparators. So a 8-bit ADC require only 12 comparators and 32 resistors. The speed of this ADC is almost similar to conventional full-flash ADC, but the die area consumption is much less due to reduce numbers of comparators and registors. This architecture uses even fewer comparator than half-flash ADC. The circuits which are implemented in this paper is simulated with LT SPICE tool of computer.

Design of MUSIC-based DoA Estimator for Bluetooth Applications (Bluetooth 응용을 위한 MUSIC 알고리즘 기반 DoA 추정기의 설계)

  • Kim, Jongmin;Oh, Dongjae;Park, Sanghoon;Lee, Seunghyeok;Jung, Yunho
    • Journal of IKEEE
    • /
    • v.24 no.1
    • /
    • pp.339-346
    • /
    • 2020
  • In this paper, we propose an angle estimator that is designed to be applied to Bluetooth low-power application technology based on multiple signal classification (MUSIC) algorithm, and present the result of implementation in FPGA. The MUSIC algorithm is designed for H/W high-speed design because it requires a lot of calculations due to high accuracy, and the snapshot variable is designed to cope with various resolution requirements of indoor systems. As a result of the implementation with Xilinx zynq-7000, it was confirmed that 9,081 LUTs were implemented, and it was designed to operate at =the operating frequency of 100MHz.

Design of an enhanced SIR measurement algorithm for WCDMA mobile station Modem (WCDMA 단말 모뎀을 위한 개선된 SIR 측정 알고리즘 설계)

  • Han, Jung-Su;Doo, Joo-Hyun;Choi, Hyung-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.2A
    • /
    • pp.51-60
    • /
    • 2005
  • In this paper, we propose an enhanced SIR measurement algorithm for WCDMA mobile station modem. The proposed algorithm minimizes processing delay by applying velocity estimation-based channel estimator with IIR filter and reduces measured SIR offset by compensating attenuated signal power by using pilot channel(CPICH) in fading channel environment. To improve stability of SIR measurement, we also adopt an IIR filter which can properly reflect variation of fading channel in signal and interference power measurement. We prove that the proposed algorithm outperforms conventional SIR measurement algorithm in mean and jitter of measured SIR. Computer simulation shows that performance results using the proposed algorithm have improvement of approximately 8dB for measured mean and 2dB for measured jitter in the wireless mobile channel, especially in fast mobile speed environment.

A Study on The Correction of The Channel Equalizer Decision Error Using Channel Estimator (채널추정기를 이용한 등화기 결정오류 정정 알고리즘에 관한 연구)

  • Kim, Seon-Woong
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.18 no.8
    • /
    • pp.18-24
    • /
    • 2017
  • The process of transmitting messages through a medium with a limited bandwidth or channel dispersion inevitably involves signal distortion and noise influxes, resulting in the degradation of transmission quality due to the inter-symbol interference and additional noise, which increases the error rate of the received symbols. The main role of the equalizer is to remove the channel distortion and noise from the received signal to recover the transmitted messages. A number of studies on the equalizer composed of a combination of linear filter and error control coding have shown that they played a key role in enhancing the transmission efficiency, which is essential for digital communication. This paper proposes a new algorithm to correct the residual symbol errors in the message signal. In general, equalizer performance improvement algorithms were developed to improve the initial convergence speed or steady-state error. In this paper, however, the equalizer input signal was reconstructed using the equalizer decision symbols and the channel estimates to directly correct the decision errors by analyzing the statistical characteristics of the difference signal between the actual received signal and the reconstructed signal.

Deep learning-based target distance and velocity estimation technique for OFDM radars (OFDM 레이다를 위한 딥러닝 기반 표적의 거리 및 속도 추정 기법)

  • Choi, Jae-Woong;Jeong, Eui-Rim
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.26 no.1
    • /
    • pp.104-113
    • /
    • 2022
  • In this paper, we propose deep learning-based target distance and velocity estimation technique for OFDM radar systems. In the proposed technique, the 2D periodogram is obtained via 2D fast Fourier transform (FFT) from the reflected signal after removing the modulation effect. The periodogram is the input to the conventional and proposed estimators. The peak of the 2D periodogram represents the target, and the constant false alarm rate (CFAR) algorithm is the most popular conventional technique for the target's distance and speed estimation. In contrast, the proposed method is designed using the multiple output convolutional neural network (CNN). Unlike the conventional CFAR, the proposed estimator is easier to use because it does not require any additional information such as noise power. According to the simulation results, the proposed CNN improves the mean square error (MSE) by more than 5 times compared with the conventional CFAR, and the proposed estimator becomes more accurate as the number of transmitted OFDM symbols increases.