• Title/Summary/Keyword: Single phase inverters

Search Result 146, Processing Time 0.028 seconds

A Hysteresis Current Controller for PV-Wind Hybrid Source Fed STATCOM System Using Cascaded Multilevel Inverters

  • Palanisamy, R.;Vijayakumar, K.
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.1
    • /
    • pp.270-279
    • /
    • 2018
  • This paper elucidates a hysteresis current controller for enhancing the performance of static synchronous compensator (STATCOM) using cascaded H-bridge multilevel inverter. Due to the rising power demand and growing conventional generation costs a new alternative in renewable energy source is gaining popularity and recognition. A five level single phase cascaded multilevel inverter with two separated dc sources, which is energized by photovoltaic - wind hybrid energy source. The voltages across the each dc source is balanced and standardized by the proposed hysteresis current controller. The performance of STATCOM is analyzed by connecting with grid connected system, under the steady state & dynamic state. To reduce the Total Harmonic Distortion (THD) and to improve the output voltage, closed loop hysteresis current control is achieved using PLL and PI controller. The performance of the proposed system is scrutinized through various simulation results using matlab/simulink and hardware results are also verified with simulation results.

Filter Design for Utility Interactive Inverters using Single-phase Full-bridge Topology (단상풀브릿지 구조를 갖는 계통연계형 인버터의 필터인덕터 설계)

  • Kim, Hyo-Sung;Oh, Seth;Kim, Paul
    • Proceedings of the KIPE Conference
    • /
    • 2007.07a
    • /
    • pp.309-311
    • /
    • 2007
  • 본 논문은 단상풀브릿지 구조를 갖는 계통연계형 전압형 PWM 인버터를 위한 필터설계를 목적으로 한다. 단상풀브릿지 전압형 PWM 인버터의 교류출력단 전압과 계통전압의 관계를 분석하여 필터인덕터에 흐르는 스위칭리플전류의 크기를 정량적으로 구하였다. 이러한 분석을 기초로 하여 계통주입전류의 기본파성분에 대한 리플전류의 비율을 평가함수로 하는 필터인덕터의 설계법을 제시하였다. 제안된 설계방법을 시뮬레이션 및 실험을 통하여 검증하였다.

  • PDF

Filter Design for Utility Interactive Inverters using Single-phase Half-bridge Topology (단상하프브릿지 구조를 갖는 계통연계형 인버터의 필터인덕터 설계)

  • Kim, Hyo-Sung;Oh, Seth;Kim, Paul
    • Proceedings of the KIPE Conference
    • /
    • 2007.07a
    • /
    • pp.312-314
    • /
    • 2007
  • 본 논문은 단상하프브릿지 구조를 갖는 계통연계형 전압형 PWM 인버터를 위한 필터설계를 목적으로 한다. 단상하프브릿지 전압형 PWM 인버터의 교류출력단 전압과 계통전압의 관계를 분석하여 필터인덕터에 흐르는 스위칭리플전류의 크기를 정성적 및 정량적으로 구하였다. 이러한 분석을 기초로 하여 계통주입전류의 기본파성분에 대한 스위칭리플전류의 비율을 평가함수로 하는 필터인덕터의 설계법을 제시하였다. 제안된 설계방법을 실험을 통하여 검증한다.

  • PDF

High Efficient Switching Strategy for Single Phase Three-level NPC Inverters (단상 3-레벨 NPC 인버터의 고효율 스위칭 전략)

  • Song, Yong-Gyu;Lee, Seung-Joo;Lee, June-Seok;Lee, Kyo-Beum
    • Proceedings of the KIPE Conference
    • /
    • 2014.07a
    • /
    • pp.500-501
    • /
    • 2014
  • 본 논문은 단상 3 레벨 NPC 인버터에서 스위칭 손실 저감을 위한 스위칭 방법을 제안한다. 기존의 유니폴라 스위칭 방법은 두 레그의 스위치가 독립적으로 제어되어 전압을 출력하며 모든 스위치가 계속해서 ON/OFF 동작을 수행 한다. 이는 스위치에서 발생하는 스위칭 손실을 증가 시킨다. 제안하는 스위칭 방법은 한 레그의 스위치의 동작을 고정시키고, 다른 한 레그의 스위치만을 ON/OFF 동작하여 전체적인 스위칭 손실을 감소 시킨다. PSIM을 이용한 시뮬레이션을 통해 제안하는 스위칭 방법과 유니폴라 스위칭 방법을 비교 분석하고 타당성을 확인한다.

  • PDF

Design of Battery Nominal Voltage for Single Phase Line-interactive Inverters considering Voltage Drop and DC Link Voltage Ripple (단상 계통연계 인버터의 전압손실과 직류링크 맥동을 고려한 배터리 공칭전압 설계)

  • Lee, Jinsung;Kim, Hyosung
    • Proceedings of the KIPE Conference
    • /
    • 2015.07a
    • /
    • pp.239-240
    • /
    • 2015
  • 본 논문에서는 가정용 단상 계통연계 인버터의 전압손실과 직류링크측 맥동 전압을 고려한 배터리 공칭전압 설계법을 제안한다. 일반적으로 가정용 단상 계통연계 인버터는 3kWh 정도의 낮은 에너지용량을 갖는 배터리팩의 수명 관리상 배터리의 공칭전압은 48V정도로 낮게 설계된다. 단상계통연계형 인버터의 직류링크전압에는 필연적으로 기본주파수의 2배에 해당하는 맥동성분이 포함된다. 이 맥동성분은 계통연계시 전원측 전류에 저차 고조파를 생성하여 전력품질의 저하를 초래하게 된다. 따라서 직류링크측 맥동성분 간섭을 제거하기위한 피드포워드 제어방식을 채택한 단상계통연계형 인버터의 제어시스템을 수립하고, 인버터의 전압손실과 직류링크측 맥동전압을 고려한 배터리 공칭전압 설계법을 제안하며, 시뮬레이션을 통해 타당성을 검증한다.

  • PDF

Loss Reduction Method of Single-phase Grid-connect Inverters with Synchronous Rectification (동기 정류 방식을 적용한 계통 연계형 단상 인버터의 손실 저감 방법)

  • Lee, Seung-Tae;Lee, Seung-Ju;Kim, Hag-Wone;Cho, Kwan-Yuhl
    • Proceedings of the KIPE Conference
    • /
    • 2016.11a
    • /
    • pp.216-217
    • /
    • 2016
  • 본 논문에서는 Common Mode Noise가 저감된 계통연계형 단상인버터에서 파워 소자의 도통손실을 줄일 수 있는 방법을 제안한다. 제안하는 방법은 단상인버터의 (+)양의 구간과 (-)음의 구간의 전류 회생모드 시 MOSFET 소자를 turn-on 시키는 동기 정류 방식을 사용하여 손실을 저감한다. 제안한 방법의 효용성을 PSIM 모의해석을 통하여 입증 하였다.

  • PDF

An Adaptive Digital Notch Filter for Stabilization of Single-Phase Grid-Connected Inverters With LCL Filter (LCL 필터가 결합된 단상 계통연계형 인버터의 안정화를 위한 적응형 디지털 노치 필터)

  • Heo, Jin-Yong;Kim, Hak-Soo;Nho, Eui-Cheol
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.26 no.5
    • /
    • pp.307-314
    • /
    • 2021
  • Even though the LCL filters have superior harmonic attenuation ability to L filters, stability has always been an issue. The system could be unstable because of the resonance phenomenon, especially when digital controller is used. Adding a notch filter to the compensator is one approach to solve the problem. Resonance phenomenon can be inhibited by aligning notch frequency to system resonance frequency. However, resonance frequency variation can be obtained because the actual system has a nonstationary characteristic. Therefore, the system could be unstable, where the system parameters are changed when the conventional notch filter is used. An adaptive digital notch filter that stabilizes the system even system parameters are changed. Simulation and experiment results are provided to verify the validity of the proposed adaptive filter.

Three-Phase Four-Wire Inverter Topology with Neutral Point Voltage Stable Module for Unbalanced Load Inhibition

  • Cai, Chunwei;An, Pufeng;Guo, Yuxing;Meng, Fangang
    • Journal of Power Electronics
    • /
    • v.18 no.5
    • /
    • pp.1315-1324
    • /
    • 2018
  • A novel three-phase four-wire inverter topology is presented in this paper. This topology is equipped with a special capacitor balance grid without magnetic saturation. In response to unbalanced load and unequal split DC-link capacitors problems, a qusi-full-bridge DC/DC topology is applied in the balance grid. By using a high-frequency transformer, the energy transfer within the two split dc-link capacitors is realized. The novel topology makes the voltage across two split dc-link capacitors balanced so that the neutral point voltage ripple is inhibited. Under the condition of a stable neutral point voltage, the three-phase four-wire inverter can be equivalent to three independent single phase inverters. As a result, the three-phase inverter can produce symmetrical voltage waves with an unbalanced load. To avoid forward transformer magnetic saturation, the voltages of the primary and secondary windings are controlled to reverse once during each switching period. Furthermore, an improved mode chosen operating principle for this novel topology is designed and analyzed in detail. The simulated results verified the feasibility of this topology and an experimental inverter has been built to test the power quality produced by this topology. Finally, simulation results verify that the novel topology can effectively improve the inhibition of an inverter with a three-phase unbalanced load while decreasing the value of the split capacitor.

Droop Control to Compensate Load Voltage Unbalance for Inverter-based Distributed Generations with Unequal Impedance Lines (불균등 임피던스 선로를 갖는 인버터기반 분산전원의 부하전압 불평형을 보상하는 드룹 제어)

  • Yang, Won-Mo;Kim, Hyun-Jun;Han, Byung-Moon
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.7
    • /
    • pp.1193-1203
    • /
    • 2016
  • This paper proposes a droop control scheme to compensate the unbalanced line-to-line voltage of unbalanced 3-phase load which is coupled with two inverter-based distributed generations through unequal impedance lines. Unbalanced line-to-line load voltages occur due to using single-phase loads, which brings about bad effects on the coupled inverters and the distributed generations. In order to compensate the unbalanced line-to-line voltages, a positive sequence voltage control was used for sharing the active and reactive power and a negative sequence control was used for reducing the negative sequence voltage. The feasibility of the proposed scheme was first verified by computer simulations, and then experiments with a hardware set-up built in the lab. The experimental results were compared with the simulation results to confirm the feasibility of the proposed scheme.

A Novel Digital Lock-In Amplifier Based Harmonics Compensation Method for the Grid Connected Inverter Systems (계통연계 인버터를 위한 디지털 록인 앰프 기반의 새로운 고조파 보상법)

  • Amin, Saghir;Ashraf, Muhammad Noman;Choi, Woojin
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.5
    • /
    • pp.358-368
    • /
    • 2020
  • Grid-connected inverters (GCIs) based on renewable energy sources play an important role in enhancing the sustainability of a society. Harmonic standards, such as IEEE 519 and P1547, which require the total harmonic distortion (THD) of the output current to be less than 5%, should be satisfied when GCIs are connected to a grid. However, achieving a current THD of less than 5% is difficult for GCIs with an output filter under a distorted grid condition. In this study, a novel harmonic compensation method that uses a digital lock-in amplifier (DLA) is proposed to eliminate harmonics effectively at the output of GCIs. Accurate information regarding harmonics can be obtained due to the outstanding performance of DLA, and such information is used to eliminate harmonics with a simple proportional-integral controller in a feedforward manner. The validity of the proposed method is verified through experiments with a 5 kW single-phase GCI connected to a real grid.