• Title/Summary/Keyword: Single crystal silicon wafer

Search Result 71, Processing Time 0.025 seconds

Silicon-Wafer Direct Bonding for Single-Crystal Silicon-on-Insulator Transducers and Circuits (단결정 SOI트랜스듀서 및 회로를 위한 Si직접접합)

  • Chung, Gwiy-Sang;Nakamura, Tetsuro
    • Journal of Sensor Science and Technology
    • /
    • v.1 no.2
    • /
    • pp.131-145
    • /
    • 1992
  • This paper has been described a process technology for the fabrication of Si-on-insulator(SOI) transducers and circuits. The technology utilizes Si-wafer direct bonding(SDB) and mechanical-chemical(M-C) local polishing to create a SOI structure with a high-qualify, uniformly thin layer of single-crystal Si. The electrical and piezoresistive properties of the resultant thin SOI films have been investigated by SOI MOSFET's and cantilever beams, and confirmed comparable to those of bulk Si. Two kinds of pressure transducers using a SOI structure have been proposed. The shifts in sensitivity and offset voltage of the implemented pressure transducers using interfacial $SiO_{2}$ films as the dielectrical isolation layer of piezoresistors were less than -0.2% and +0.15%, respectively, in the temperature range from $-20^{\circ}C$ to $+350^{\circ}C$. In the case of pressure transducers using interfacial $SiO_{2}$ films as an etch-stop layer during the fabrication of thin Si membranes, the pressure sensitivity variation can be controlled to within a standard deviation of ${\pm}2.3%$ from wafer to wafer. From these results, the developed SDB process and the resultant SOI films will offer significant advantages in the fabrication of integrated microtransducers and circuits.

  • PDF

Anisotropic etching characteristics of single crystal silicon by KOH and KOH-IPA solutions (KOH 용액 및 KOH-IPA 혼합용액에 의한 단결정 실리콘의 이방성식각 특성)

  • 조남인;천인호
    • Journal of the Korean Vacuum Society
    • /
    • v.11 no.4
    • /
    • pp.249-255
    • /
    • 2002
  • For a formation of membrane structures, single crystal silicon wafers have been anisotropically etched with solutions of KOH and KOH-IPA. The etching rate was observed to be strongly dependent upon the etchant temperature and concentration. Mask patterns for the etching experiment was aligned to incline $45^{\circ}$on the primary flat of the silicon wafer. The different etching characteristics were observed according to pattern directions and etchant concentration. When the KOH concentration was fixed to 20 wt%, the U-groove etching shape was observed for the etching temperature of above $80^{\circ}C$, and V-groove shapes observed at below $80^{\circ}C$. Hillocks, which were generated at the etched silicon surfaces, has been decreased as the increasing of the etchant temperature and concentration.

A Study on the Nitridation of $Si-Si_3N_4$ Compacts ($Si-Si_3N_4$ 성형체의 질화반응에 관한연구)

  • 이전국;김종희
    • Journal of the Korean Ceramic Society
    • /
    • v.22 no.1
    • /
    • pp.53-59
    • /
    • 1985
  • Experiments related to nitriding silicon with addition of $Si_3N_4$ have provided information on the effects of such inclusion on the phase relationships of Reaction Bonded Silicon Nitride. In the current work specimens containing 0-25wt% Si3N4 which have 55.5wt% $\alpha$ 4.5wt% $eta$, 40wt% amorphous phase were nitrided for 7-20 hours at 1300-135$0^{\circ}C$ The evaluation of nitridation was per-formed by means of $\alpha$-and $\beta$-phase contents determination in nitrided specimens, In order to observe nitrided region between silicon and silicon nitride scanning electron microscopy was used to study reacted region between silicon and silicon nitride particle. For this purpose semiconductor-grade silicon wafer single crystal was used as a silicon source. The incorporation of small amount of $Si_3N_4$ powder is contributed to enhancing the rate of formation of $\alpha$-phase.

  • PDF

Thermal Annealing Effect on the Machining Damage for the Single Crystalline Silicon (단결정 실리콘의 기계적 손상에 대한 열처리 효과)

  • 정상훈;정성민;오한석;이홍림
    • Journal of the Korean Ceramic Society
    • /
    • v.40 no.8
    • /
    • pp.770-776
    • /
    • 2003
  • #140 mesh and #600 mesh wheels were adopted to grind (111) and (100) oriented single crystalline silicon wafer and the grinding induced change of the surface integrity was investigated. For this purpose, microroughness, residual stress and phase transformation were analyzed for the ground surface. Microroughness was analyzed using AFM (Atomic Force Microscope) and crystal structure was analyzed using micro-Raman spectroscopy. The residual stress and phase transformation were also analyzed after thermal annealing in the air. As a result, microroughness of (111) wafer was larger than that of (100) wafer after grinding. It was observed using Raman spectrum that the silicon was transformed from diamond cubic Si-I to Si-III(body centered tetragonal) or Si-XII(rhombohedral). Residual stress relaxation was also shown in cavities which were produced after grinding. The thermal annealing was effective for the recovery of the silicon phase to the original phase and the residual stress relaxation.

Planarization & Polishing of single crystal Si layer by Chemical Mechanical Polishing (화학적 기계 연마(CMP)에 의한 단결정 실리콘 층의 평탄 경면화에 관한 연구)

  • 이재춘;홍진균;유학도
    • Journal of the Korean Vacuum Society
    • /
    • v.10 no.3
    • /
    • pp.361-367
    • /
    • 2001
  • Recently, Chemical Mechanical Polishing(CMP) has become a leading planarization technique as a method for silicon wafer planarization that can meet the more stringent lithographic requirement of planarity for the future submicron device manufacturing. The SOI(Silicon On Insulator) wafer has received considerable attention as bulk-alternative wafer to improve the performance of semiconductor devices. In this paper, the objective of study is to investigate Material Removal Rate(MRR) and surface micro-roughness effects of slurry and pad in the CMP process. When particle size of slurry is increased, Material Removal rate increase. Surface micro-roughness is greater influenced by pad than by particle size of slurry. As a result of AM measurement, surface micro-roughness was improved from 27 $\AA$ Rms to 0.64 $\AA$Rms.

  • PDF

Development of the High Temperature Silicon Pressure Sensor (고온용 실리콘 압력센서 개발)

  • Kim, Mi-Mook;Nam, Tae-Chul;Lee, Young-Tae
    • Journal of Sensor Science and Technology
    • /
    • v.13 no.3
    • /
    • pp.175-181
    • /
    • 2004
  • A pressure sensor for high temperature was fabricated by using a SDB(Silicon-Direct-Bonding) wafer with a Si/$SiO_{2}$/ Si structure. High pressure sensitivity was shown from the sensor using a single crystal silicon of the first layer as a piezoresistive layer. It also was made feasible to use under the high temperature as of over $120^{\circ}C$, which is generally known as the critical temperature for the general silicon sensor, by isolating the piezoresistive layer dielectrically and thermally from the silicon substrate with a silicon dioxide layer of the second layer. The pressure sensor fabricated in this research showed very high sensitivity as of $183.6{\mu}V/V{\cdot}kPa$, and its characteristics also showed an excellent linearity with low hysteresis. This sensor was usable up to the high temperature range of $300^{\circ}C$.

Growth of ring-shaped SiC single crystal via physical vapor transport method (PVT 방법에 의한 링 모양의 SiC 단결정 성장)

  • Kim, Woo-Yeon;Je, Tae-Wan;Na, Jun-Hyuck;Choi, Su-Min;Lee, Ha-Lin;Jang, Hui-Yeon;Park, Mi-Seon;Jang, Yeon-Suk;Jung, Eun-Jin;Kang, Jin-Ki;Lee, Won-Jae
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.32 no.1
    • /
    • pp.1-6
    • /
    • 2022
  • In this research, a ring-shaped silicon carbide (SiC) single crystal manufactured using the PVT (Physical Vapor Transport) method was proposed to be applied to a SiC focus ring in semiconductor etching equipment. A cylindrical graphite structure was placed inside the graphite crucible to grow a ring-shaped SiC single crystal by the PVT method. SiC single crystal ring without crack was successfully obtained in case of using SiC single crystal wafer as a seed. A plasma etching process was performed to compare plasma resistance between the CVD-SiC focus ring and the PVT-SiC focus ring. The etch rate of ring materials in PVT-single crystal SiC focus ring was definitely lower than that of CVD-SiC focus ring, indicating better plasma resistance of PVT-SiC focus ring.

Analysis of Single Crystal Silicon Solar Cell Doped by Using Atmospheric Pressure Plasma

  • Cho, I-Hyun;Yun, Myoung-Soo;Son, Chan-Hee;Jo, Tae-Hoon;Kim, Dong-Hae;Seo, Il-Won;Roh, Jun-Hyoung;Lee, Jin-Young;Jeon, Bu-Il;Choi, Eun-Ha;Cho, Guang-Sup;Kwon, Gi-Chung
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.08a
    • /
    • pp.357-357
    • /
    • 2012
  • The doping process of the solar cell has been used by furnace or laser. But these equipment are so expensive as well as those need high maintenance costs and production costs. The atmospheric pressure plasma doping process can enable to the cost reduction. Moreover the atmospheric pressure plasma can do the selective doping, this means is that the atmospheric pressure plasma regulates the junction depth and doping concentration. In this study, we analysis the atmospheric pressure plasma doping compared to the conventional furnace doping. the single crystal silicon wafer doped with dopant forms a P-N junction by using the atmospheric pressure plasma. We use a P type wafer and it is doped by controlling the plasma process time and concentration of dopant and plasma intensity. We measure the wafer's doping concentration and depth by using Secondary Ion Mass Spectrometry (SIMS), and we use the Hall measurement because of investigating the carrier concentration and sheet resistance. We also analysis the composed element of the surface structure by using X-ray photoelectron spectroscopy (XPS), and we confirm the structure of the doped section by using Scanning electron microscope (SEM), we also generally grasp the carrier life time through using microwave detected photoconductive decay (u-PCD). As the result of experiment, we confirm that the electrical character of the atmospheric pressure plasma doping is similar with the electrical character of the conventional furnace doping.

  • PDF

Preparation and Optical Characterization of Photonic Crystal Smart Dust Encoded with Reflection Resonance (반사공명으로 인코딩된 광결정 스마트 먼지의 제조방법 및 광학적 특징)

  • Lee, Boyeon;Hwang, Minwoo;Cho, Hyun;Kim, Hee-Cheol;Han, Jungmin
    • Journal of Integrative Natural Science
    • /
    • v.3 no.2
    • /
    • pp.84-88
    • /
    • 2010
  • Photonic crystals containing rugate structures from a single crystalline silicon wafer was obtained by using a sinoidal alternating current during an electrochemical etch procedure. Photonic crystals were isolated from the silicon substrate by applying an electropolishing current and were then made into particles by using an ultrasonic fracture in an ethanol solution to give a smart dust. Smart dusts exhibited their unique nanostructures and optical characteristics. They exhibited sharp photonic band gaps in the optical reflectivity spectrum. The size of smart dust obtained was in the range of 10-20 nm.

Design and fabrication of condenser microphone with rigid backplate and vertical acoustic holes using DRIE and wafer bonding technology (기판접합기술을 이용한 두꺼운 백플레이트와 수직음향구멍을 갖는 정전용량형 마이크로폰의 설계와 제작)

  • Kwon, Hyu-Sang;Lee, Kwang-Cheol
    • Journal of Sensor Science and Technology
    • /
    • v.16 no.1
    • /
    • pp.62-67
    • /
    • 2007
  • This paper presents a novel MEMS condenser microphone with rigid backplate to enhance acoustic characteristics. The MEMS condenser microphone consists of membrane and backplate chips which are bonded together by gold-tin (Au/Sn) eutectic solder bonding. The membrane chip has 2.5 mm${\times}$2.5 mm, $0.5{\mu}m$ thick low stress silicon nitride membrane, 2 mm${\times}$2 mm Au/Ni/Cr membrane electrode, and $3{\mu}m$ thick Au/Sn layer. The backplate chip has 2 mm${\times}$2 mm, $150{\mu}m$ thick single crystal silicon rigid backplate, 1.8 mm${\times}$1.8 mm backplate electrode, and air gap, which is fabricated by bulk micromachining and silicon deep reactive ion etching. Slots and $50-60{\mu}m$ radius circular acoustic holes to reduce air damping are also formed in the backplate chip. The fabricated microphone sensitivity is $39.8{\mu}V/Pa$ (-88 dB re. 1 V/Pa) at 1 kHz and 28 V polarization voltage. The microphone shows flat frequency response within 1 dB between 20 Hz and 5 kHz.