• 제목/요약/키워드: Silicon substrate

검색결과 1,271건 처리시간 0.034초

SGOI 기판을 이용한 1T-DRAM에 관한 연구 (Performance of capacitorless 1T-DRAM cell on silicon-germanium-on-insulator (SGOI) substrate)

  • 정승민;오준석;김민수;조원주
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2010년도 하계학술대회 논문집
    • /
    • pp.346-346
    • /
    • 2010
  • A capacitorless one transistor dynamic random access memory (1T-DRAM) on silicon-germanium-on-insulator substrate was investigated. SGOI technology can make high effective mobility because of lattice mismatch between the Si channel and the SiGe buffer layer. To evaluate memory characteristics of 1T-DRAM, the floating body effect is generated by impact ionization (II) and gate induced drain leakage (GIDL) current. Compared with use of impact ionization current, the use of GIDL current leads to low power consumption and larger sense margin.

  • PDF

The microstructure of polycrystalline silicon thin film that fabricated by DC magnetron sputtering

  • Chen, Hao;Park, Bok-Kee;Song, Min-Jong;Park, Choon-Bae
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2008년도 추계학술대회 논문집 Vol.21
    • /
    • pp.332-333
    • /
    • 2008
  • DC magnetron sputtering was used to deposit p-type polycrystalline silicon on n-type Si(100) wafer. The influence of film microstructure properties on deposition parameters (DC power, substrate temperature, pressure) was investigated. The substrate temperature and pressure have the important influence on depositing the poly-Si thin films. Smooth ploy-Si films were obtained in (331) orientation and the average grain sizes are ranged in 25-30nm. The grain sizes of films deposited at low pressure of 10mTorr are a little larger than those deposited at high pressure of 15mTorr.

  • PDF

Self Growth of Silica Nanowires on a Si/SiO2 Substrate

  • Jeong, Hann-Ah;Seong, Han-Kyu;Choi, Heon-Jin
    • 한국세라믹학회지
    • /
    • 제45권3호
    • /
    • pp.142-145
    • /
    • 2008
  • The growth of amorphous silica nanowires by on-site feeding of silicon and oxygen is reported. The nanowires were grown on a nickel-coated oxidized silicon substrate without external silicon or oxygen sources. Transmission electron microscopy observation revealed that the nanowires, which have diameters of less than 50 nm and a length of several micrometers, were grown using a traditional vapor-liquid-solid mechanism. Blue photoluminescence was observed from these nanowires at room temperature. An approach to grow nanowires without external precursors may be useful when integrating nanowires into devices structures. This can benefit the fabrication of nanowire-based nanodevices.

실리콘을 첨가한 주석 산화물 박막의 전기 화학적 특성 (Electrochemical Characteristics of Silicon-Doped Tin Oxide Thin Films)

  • 이상헌;박건태;손영국
    • 한국재료학회지
    • /
    • 제12권4호
    • /
    • pp.240-247
    • /
    • 2002
  • Tin oxide thin films doped with silicon as anodes for lithium secondary battery were fabricated by R.F. magnetron sputtering technique. The electrochemical results showed that the irreversible capacity was reduced during the first discharge/charge cycle, because the audition of silicon decreased the oxidic state of Tin. Capacity was increased with the increase of substrate temperature, however decreased with the increase of RTA temperatures. The reversible capacity of thin films fabricated under the substrate temperature of $300^{\circ}C$ and the Ar:$O_2$ratio of 7:3 was 700mA/g.

Ultra Thin 실리콘 웨이퍼를 이용한 RF-MEMS 소자의 웨이퍼 레벨 패키징 (Wafer Level Packaging of RF-MEMS Devices with Vertical feed-through)

  • 김용국;박윤권;김재경;주병권
    • 한국전기전자재료학회논문지
    • /
    • 제16권12S호
    • /
    • pp.1237-1241
    • /
    • 2003
  • In this paper, we report a novel RF-MEMS packaging technology with lightweight, small size, and short electric path length. To achieve this goal, we used the ultra thin silicon substrate as a packaging substrate. The via holes lot vortical feed-through were fabricated on the thin silicon wafer by wet chemical processing. Then, via holes were filled and micro-bumps were fabricated by electroplating. The packaged RF device has a reflection loss under 22 〔㏈〕 and a insertion loss of -0.04∼-0.08 〔㏈〕. These measurements show that we could package the RF device without loss and interference by using the vertical feed-through. Specially, with the ultra thin silicon wafer we can realize of a device package that has low-cost, lightweight and small size. Also, we can extend a 3-D packaging structure by stacking assembled thin packages.

Residual stress on nanocrystalline silicon thin films deposited with substrate biasing at low temperature

  • Lee, Hyoung-Cheol;Kim, In-Kyo;Yeom, Geun-Young
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
    • /
    • pp.1568-1570
    • /
    • 2009
  • Nanocrystalline silicon thin films were deposited using an internal-type inductively coupled plasma-chemical vapor deposition at room temperature by varying the bias power to the substrate and the structural characteristics of the deposited thin film were investigated. The result showed that the crystalline volume fraction was decreased with the increase of bias power. At the low bias power range of 0~60 W, the compress stress in the deposited thin film was in the range of -34 ~ -77 Mpa which is generally lower than the residual stress observed for the nanocrystalline silicon thin films deposited by capacitively coupled plasma.

  • PDF

실리콘과 코발트 박막의 계면구조에서 발생하는 1/f 잡음현상 연구 (Generation of 1/f Noise in Interfacial Structures between Silicon Substrate and Cobalt Thin Film)

  • 조남인;남형진;박종윤
    • 한국진공학회지
    • /
    • 제5권1호
    • /
    • pp.48-53
    • /
    • 1996
  • We present a microscopic description for generation of 1/f noise in interfaces between cobalt thin film and silicon substrate. Along with surface resistance measurements and transmission electron diffraction observations. 1/f noise power spectral density has been measured for the interfacial structures at the liquid nitrogen temperature . The cobalt films have been deposited by the electron-beam evaporation technique onto p-type (100) silicon in the high vacuum condition. The measured noise power spectral density shows highest magnitude near the structural transition and metallization transition region. The noise magnitude rapidly decreased after the cobalt silicide nucleation. The noise parameter is concluded to be originated form the structural fluctuations.

  • PDF

Fabrication of a Hydrogenated a-Si Photodiode

  • Hur, Chang-Wu
    • Journal of information and communication convergence engineering
    • /
    • 제1권1호
    • /
    • pp.23-26
    • /
    • 2003
  • A photodiode capable of obtaining a sufficient photo/dark current ratio at both a forward bias state and a reverse bias state is proposed. The photodiode includes a glass substrate, an aluminum film formed as a lower electrode over the glass substrate, an alumina film formed as a schottky barrier over the aluminum film, a hydrogenated amorphous silicon film formed as a photo conduction layer over a portion of the alumina film, and a transparent conduction film formed as an upper electrode over the hydro-generated amorphous silicon film. Growth of high quality alumina($Al_{2}O_{3}$) film using anodizing technology is proposed and analyzed by experiment. We have obtained the film with a superior characteristics

차세대 이동통신시스템에 적용을 위한 저전압구동의 RFMEMS 스위치 (Lour Voltage Operated RFMEMS Switch for Advanced Mobile System Applications)

  • 서혜경;박재영
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 제36회 하계학술대회 논문집 C
    • /
    • pp.2395-2397
    • /
    • 2005
  • A low voltage operated piezoelectric RF MEMS in-line switch has been realized by using silicon bulk micromachining technologies for advanced mobile/wireless applications. The developed RF MEMS in-line switches were comprised of four piezoelectric cantilever actuators with an Au contact metal electrode and a suspended Au signal transmission line above the silicon substrate. The measured operation dc bias voltages were ranged from 2.5 to 4 volts by varying the thickness and the length of the piezoelectric cantilever actuators, which are well agreed with the simulation results. The measured isolation and insertion loss of the switch with series configuration were -43dB and -0.21dB (including parasitic effects of the silicon substrate) at a frequency of 2GHz and an actuation voltage of 3 volts.

  • PDF

고분자 기판 상에 제작된 극저온 다결정 실리콘 박막 트랜지스터에 관한 연구 (Fabrication of Ultra Low Temperature Poly crystalline Silicon Thin-Film Transistors on a Plastic Substrate)

  • 김영훈;김원근;문대규;한정인
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2005년도 하계학술대회 논문집 Vol.6
    • /
    • pp.445-446
    • /
    • 2005
  • This letter reports the fabrication of polycrystalline silicon thin-film transistors (poly-Si TFT) on flexible plastic substrates using amorphous silicon (a-Si) precursor films by sputter deposition. The a-Si films were deposited with mixture gas of argon and helium to minimize the argon incorporation into the film. The precursor films were then laser crystallized using XeCl excimer laser irradiation and a four-mask-processed poly-Si TFTs were fabricated with fully self-aligned top gate structure.

  • PDF