• Nuclear Engineering and Technology
• /
• v.55 no.6
• /
• pp.2166-2171
• /
• 2023

In the present study, six silicone rubber doped by tellurium borate oxides were fabricated using the casting method. The densities of the fabricated silicon rubber-doped by tellurium borate oxides samples were measured using the Archimedes Method. Moreover, the linear attenuation coefficient of silicone rubber doped tellurium borate oxides samples was evaluated experimentally using the hyper pure germanium, and the recorded linear attenuation coefficient values were affirmed using the theoretical Phy-X program. The experimental measurements were performed using the narrow beam transmission method with radioactive isotopes Am-241, Cs-137, and Co-60 with energies of 59, 661, 1173, and 1332 keV. The linear attenuation coefficient values showed an enhancement by 4.73 times, 1.20 time, 1.17, time, and 1.17 time, respectively at gamma photon energies of 59, 661, 1173, and 1332 keV, when the TeO₂ concentration increased in the fabricated composites from 0 to 50 wt%. The enhancement of the linear attenuation coefficient values has a positive effect on the transmission rate values where the half-value thickness and transmission rate were decreased accompanied by an increase in the RPE.

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.39 no.10
• /
• pp.825-829
• /
• 2015

Theoretical calculations suggest that the thermoelectric figure of merit (ZT) can be improved by introducing a core-shell heterostructure to a semiconductor nanowire because of the reduced thermal conductivity of the nanowire. To experimentally verify the decrease in thermal conductivity in core-shell nanowires, the thermal conductivity of Ge-SixGe1-x core-shell nanowires grown by chemical vapor deposition (CVD) was measured using suspended microdevices. The silicon composition (Xsi) in the shells was measured to be about 0.65, and the remainder of the germanium in the shells was shown to play a role in decreasing defects originating from the lattice mismatch between the cores and shells. In addition to the standard four-point current- voltage (I-V) measurement, the measurement configuration based on the Wheatstone bridge was attempted to enhance the measurement sensitivity. The measured thermal conductivity values are in the range of 9-13 W/mK at room temperature and are lower by approximately 30 than that of a germanium nanowire with a comparable diameter.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.9 s.339
• /
• pp.9-18
• /
• 2005

To make high-performance, low-power transistors beyond the technology node of 60 nm complementary metal-oxide-semiconductor field-effect transistors(C-MOSFETs) possible, the effect of electron mobility of the thickness of strained Si grown on a relaxed SiGe/SiO2/Si was investigated from the viewpoint of mobility enhancement via two approaches. First the parameters for the inter-valley phonon scattering model were optimized. Second, theoretical calculation of the electronic states of the two-fold and four-fold valleys in the strained Si inversion layer were performed, including such characteristics as the energy band diagrams, electron populations, electron concentrations, phonon scattering rate, and phonon-limited electron mobility. The electron mobility in an silicon germanium on insulator(SGOI) n-MOSFET was observed to be about 1.5 to 1.7 times higher than that of a conventional silicon on insulator(SOI) n-MOSFET over the whole range of Si thickness in the SOI structure. This trend was good consistent with our experimental results. In Particular, it was observed that when the strained Si thickness was decreased below 10 nm, the phonon-limited electron mobility in an SGOI n-MOSFT with a Si channel thickness of less than 6 nm differed significantly from that of the conventional SOI n-MOSFET. It can be attributed this difference that some electrons in the strained SGOI n-MOSFET inversion layer tunnelled into the SiGe layer, whereas carrier confinement occurred in the conventional SOI n-MOSFET. In addition, we confirmed that in the Si thickness range of from 10 nm to 3 nm the Phonon-limited electron mobility in an SGOI n-MOSFET was governed by the inter-valley Phonon scattering rate. This result indicates that a fully depleted C-MOSFET with a channel length of less than 15 m should be fabricated on an strained Si SGOI structure in order to obtain a higher drain current.

• Journal of the Korean Society for Precision Engineering
• /
• v.29 no.11
• /
• pp.1164-1169
• /
• 2012

This paper presents a study of an integrated infrared (IR) photo sensor for display application. We fabricated hydrogenated amorphous silicon thin film transistor (a-Si:H TFT) and hydrogenated amorphous silicon germanium thin film transistor (a-SiGe:H TFT) which were bottom gate structure. We investigated the dependence of a-SiGe:H TFT characteristics on incident wavelengths. We proposed photo sensor which responded to wavelengths of IR region. Proposed pixel circuit of photo sensor was consists of switch TFT and photo TFT, and one capacitor. We developed integrated photo sensor circuit and investigated the performance of the proposed sensor circuit according to the input wavelengths. The developed photo sensor circuit with a-SiGe:H TFT was suitable for IR.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.202-202
• /
• 2010

최근 반도체 소자의 미세화에 따라, 단채널 효과에 의한 누설전류 및 소비전력증가 등이 문제가 되고 있다. DRAM의 경우, 캐패시터 영역의 축소문제가 소자집적화를 방해하는 요소로 작용하고 있다. 1T-DRAM은 기존의 DRAM과 달리 캐패시터 영역을 없애고 상부실리콘의 중성영역에 전하를 저장함으로써 소자집적화에 구조적인 이점을 갖는다. 또한 silicon-on-insulator (SOI) 기판을 이용할 경우, 뛰어난 전기적 절연 특성과 기생 정전용량의 감소, 소자의 저전력화를 실현할 수 있다. 본 연구에서는 silicon-germanium-on-insulator (SGOI) 기판을 이용한 1T-DRAM의 열처리온도에 따른 특성 변화를 평가하였다. 기존의 SOI 기판을 이용한 1T-DRAM과 달리, SGOI 기판을 사용할 경우, strained-Si 층과 relaxed-SiGe 층간의 격자상수 차에 의한 캐리어 이동도의 증가효과를 기대할 수 있다. 하지만 열처리 시, SiGe층의 Ge 확산으로 인해 상부실리콘 및 SiGe 층의 두께를 변화시켜, 소자의 특성에 영향을 줄 수 있다. 열처리는 급속 열처리 공정을 통해 $850^{\circ}C$와 $1000^{\circ}C$로 나누어 30초 동안 N2/O2 분위기에서 진행하였다. 그리고 Programming/Erasing (P/E)에 따라 달라지는 전류의 차를 감지하여 제작된 1T-DRAM의 메모리 특성을 평가하였다.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.02a
• /
• pp.130-130
• /
• 2011

최근 반도체 메모리 산업의 발전과 동시에 발생되는 문제들을 극복하기 위한 새로운 기술들이 요구되고 있다. DRAM (dynamic random access memory) 의 경우, 소자의 크기가 수십 나노미터 영역으로 줄어들면서, 단채널 효과에 의한 누설전류와 소비전력의 증가 등이 문제가 되고 있다. 하나의 캐패시터와 하나의 트랜지스터로 구성된 기존의 DRAM은, 소자의 집적화가 진행 되어 가면서 정보저장 능력이 감소하는 것을 개선하기 위해, 복잡한 구조의 캐패시터 영역을 요구한다. 이에 반해 하나의 트랜지스터로 구성되어 있는 1T-DRAM의 경우, 캐패시터 영역이 없는 구조적인 이점과, SOI (silicon-on-insulator) 구조의 기판을 사용함으로써 뛰어난 전기적 절연 특성과 기생 정전용량의 감소, 그리고 기존 CMOS (complementary metal oxide semiconductor) 공정과의 호환성이 장점이다. 또한 새로운 물질 혹은 구조를 적용하여, 개선된 전기적 특성을 통해 1T-DRAM의 메모리 특성을 향상 시킬 수 있다. 본 연구에서는, SOI와 SGOI (silicon-germanium-on-insulator) 및 sSOI (strained-si-on-insulator) 기판을 사용한 MOSFET을 통해, strain 효과에 의한 전기적 특성 및 메모리 특성을 평가 하였다. 그 결과 strained-Si층과 relaxed-SiGe층간의 tensile strain에 의한 캐리어 이동도의 증가를 통해, 개선된 전기적 특성 및 메모리 특성을 확인하였다. 또한 채널층의 결함이 적은 sSOI 기판을 사용한 1T-DRAM에서 가장 뛰어난 특성을 보였다.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.22 no.11
• /
• pp.905-909
• /
• 2009

The new Junction Field Effect Transistors (JFETs) with Silicon-germanium (SiGe) layers is investigated. This structure uses SiGe layer to prevent out diffusion of boron in the channel region. In this paper, we report electrical properties of SiGe JFET measured under various design parameters influencing the performance of the device. Simulation results show that out diffusion of boron is reduced by the insertion SiGe layers. Because the SiGe layer acts as a barrier to prevent the spread of boron. This proposed JFET, regardless of changes in fabrication processes, accurate and stable cutoff voltage can be controlled. It is easy to maintain certain electrical characteristics to improve the yield of JFET devices.

• Proceedings of the KIEE Conference
• /
• 1989.07a
• /
• pp.349-352
• /
• 1989

Poling piezoelectric ceramic-polymer composites with 0-3connectivity is difficult because of the high dielectric constant of most of the ferroelectric filler materials, and the high resistivity of the polymer matrix. To aid in poling this type of composite, conductivity of the polymer phase can be controlled by adding small amount of a semiconductor phase such as germanium, carbon or silicon. In this study, flexible piezoelectric composites of $PbTiO_3$ powder and Eccogel polymer were developed using small amounts of a semiconducting phase. These composites were poled rapidly at low voltages, resulting in properties superior to composites prepared without a conductive phase. The effect of addition of various conductive phase with different volume percentage on the dielectric and piezoelectric properties of the composite are discussed here.

• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.1069-1072
• /
• 2003

Germane-sillicide phase formation on S $i_{0.25}$G $e_{0.75}$ with Ni 100$\square$, Co 10$\square$/Ni 100$\square$ and Ni 50$\square$/Co 10$\square$/Ni 50$\square$ layer was studied by sheet resistance and Field Emission Scanning Electron Microscopy(FESEM). Thermal stability of nickel germane-silicide is found to be improved by sputtering Ni/Co/Ni on the SiGe. After annealing at 600, 650, $700^{\circ}C$, 30min., the nickel germane-silicide formed by Ni 50$\square$/Co 10$\square$/Ni 50$\square$ layer achieved a sheet resistance less than 17ohms/sq.(almost the same to the value before furnace annealing for 30min.) , while the process of the other two ways result in high sheet resistance and even sheet resistance fail due to Ge segregation.ion.

• Proceedings of the Optical Society of Korea Conference
• /
• 2000.02a
• /
• pp.240-241
• /
• 2000

Sapphire fiber has been used to provide an optical path for the total radiation pyrometry. In measuring the temperature, we use the two-color detector, which consists of a high-performance Silicon detector mounted in a "sandwich" configuration over a Germanium detector. Sapphire fiber can withstand high temperature in the molten steel for two and a half hours. The maximum value of the error is the $\pm$2.5$^{\circ}C$ in the range of 152$0^{\circ}C$~1$600^{\circ}C$. This paper presents the simple scheme for measuring the molten steel temperature in the blast furnace of the iron ＆ steel making process.g process.