• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.18 no.4
• /
• pp.137-139
• /
• 2008

Floating zone, neutron transmutation-doped and magnetic Czochralski silicon crystals are being widely used for fabrication power devices. To improve the quality of these devices and to decrease their production cost, it is necessary to use large-diameter wafers with high and uniform resistivity. Recent developments in the crystal growth technology of Czochralski silicon have enable to produce Czochralski silicon wafers with sufficient resistivity and with well-controlled, suitable concentration of oxygen. In addition, using Czoehralski silicon for substrate materials may offer economical benefits, First, Czoehralski silicon wafers might be cheaper than standard floating zone silicon wafers, Second, Czoehralski wafers are available up to diameter of 300 mm. Thus, very large area devices could be manufactured, which would entail significant saving in the costs, In this work, the conventional Czochralski silicon crystals were grown with higher oxygen concentrations using high pure polysilicon crystals. The silicon wafers were annealed by several steps in order to obtain saturated oxygen precipitation. In those wafers high resistivity over $5,000{\Omega}$ cm is kept even after thermal donor formation annealing.

• Bulletin of the Korean Chemical Society
• /
• v.32 no.7
• /
• pp.2227-2232
• /
• 2011

The new metrology, Advanced Poly-silicon Ultra-Trace Profiling (APUTP), was developed for measuring bulk Cu and Ni in heavily boron-doped silicon wafers. A Ni recovery yield of 98.8% and a Cu recovery yield of 96.0% were achieved by optimizing the vapor phase etching and the wafer surface scanning conditions, following capture of Cu and Ni by the poly-silicon layer. A lower limit of detection (LOD) than previous techniques could be achieved using the mixture vapor etching method. This method can be used to indicate the amount of Cu and Ni resulting from bulk contamination in heavily boron-doped silicon wafers during wafer manufacturing. It was found that a higher degree of bulk Ni contamination arose during alkaline etching of heavily boron-doped silicon wafers compared with lightly boron-doped silicon wafers. In addition, it was proven that bulk Cu contamination was easily introduced in the heavily boron-doped silicon wafer by polishing the wafer with a slurry containing Cu in the presence of amine additives.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.23 no.3
• /
• pp.119-123
• /
• 2013

Most of the world's solar cells in photovoltaic industry are currently fabricated using crystalline silicon. Czochralski-grown silicon crystals are more expensive than multicrystalline silicon crystals. The future of solar-grade Czochralski-grown silicon crystals crucially depends on whether it is usable for the mass-production of high-efficiency solar cells or not. It is generally believed that the main obstacle for making solar-grade Czochralski-grown silicon crystals a perfect high-efficiency solar cell material is presently light-induced degradation problem. In this work, the substitution of boron with gallium in p-type silicon single crystal is studied as an alternative to reduce the extent of lifetime degradation. The diamond-wire sawing technology is employed to slice the silicon ingot. In this paper, the quality of the diamond wire-sawn gallium-doped silicon wafers is studied from the chemical, electrical and structural points of view. It is found that the characteristic of gallium-doped silicon wafers including texturing behavior and surface metallic impurities are same as that of conventional boron-doped Czochralski crystals.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.29A no.2
• /
• pp.55-62
• /
• 1992

Polycrystalline silicon ingots were manufactured using the casting method for polycrystalline silicon solar cells. These ingots were cut into wafers and ten n$^{+}$p type solar cells were made through the following simple process` surface etching, n$^{+}$p junction formation, metalization and annealing. For the grain boundary passivation, the samples were oxidized in O$_2$ for 5 min. at 80$0^{\circ}C$ prior to diffusion in Ar for 100 min. at 95$0^{\circ}C$. The conversion efficiency of polycrystalline silicon solar cells made from these wafers showed about 70-80% of those of the single crystalline silicon solar cell and superior conversion efficiency, compared to those of commercial polycrystalline wafers of Wacker Chemie. The maximum conversion efficiency of our wafers was indicated about 8%(without AR coating) in spite of such a simple fabrication method.

• Journal of Digital Contents Society
• /
• v.3 no.1
• /
• pp.113-122
• /
• 2002

The flatness of a silicon wafer concerned with ULSI chip is one of the most critical parameters ensuring high yield of wafers. The polishing process that measures and controls the flatness of a silicon wafer is one of the important process in various processes for production silicon wafer, which are still being done today by manual. But engineers in polishing process are requested to have many experiences and to check silicon wafers one by one. In this paper, we propose an algorithm used interpolation that estimates wafer's shape and sorts wafers automatically, then we can control the flatness of wafers in polishing process by automatic system.

• Journal of the Korean Society for Precision Engineering
• /
• v.16 no.3 s.96
• /
• pp.78-83
• /
• 1999

The bonding interface is dependent on the properties of surfaces prior to SDB(silicon wafer direct bonding). In this paper, we prepared silicon surfaces in several chemical solutions, and annealed bonding wafers which were combined with thermally oxidized wafers and bare silicon wafers in the temperature range of $600{\times}1000^{\circ}C$. After bonding, the bonding interface is investigated by an infrared(IR) topography system which uses the penetrability of infrared through silicon wafer. Using this procedure, we observed intrinsic bubbles at elevated temperatures. So, we verified that these bubbles are related to cleaning and drying conditions, and the interface oxides on silicon wafer reduce the formation of intrinsic bubbles.

• Transactions on Electrical and Electronic Materials
• /
• v.4 no.3
• /
• pp.29-33
• /
• 2003

Tri-crystalline silicon wafers have three different orientations and three-grain boundaries. In this paper, tri-crystalline silicon (tri-Si) wafers have been used for the fabrication of buried contact solar cells. The optical and micro-structural properties of these cells after texturing in KOH solution have been investigated and compared with those of cast mult- crystalline silicon (multi-Si) wafers. We employed a cost effective fabrication process and achieved buried contact solar cell (BCSC) energy conversion efficiencies up to $15\%$ whereas the cast multi-Si wafer has efficiency around $14\%$.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.26 no.5
• /
• pp.171-174
• /
• 2016

The diamond wire sawing method to produce silicon wafers for the photovoltaic application is still a new and highly investigated wafering technology. This technology, featured as the higher productivity, lower wear of the wire, and easier recycling of the coolant, is expected to become the mainstream technique for slicing the silicon crystals. However, the saw marks on the wafer surface have to be investigated and improved. This paper discusses the removal of saw marks on diamond wire-sawn single crystalline silicon wafer. With a pretreatment step using tetramethyl ammonium hydroxide ($(CH_3)_4NOH$, TMAH) and conventional texturing process with KOH solution (1 % KOH, 8 % IPA, and DI water), the saw marks on the surface of the diamond wire-sawn silicon wafers can be effectively removed and they are invisible to naked eyes completely.

• Korean Journal of Materials Research
• /
• v.15 no.5
• /
• pp.313-317
• /
• 2005

The relation between bulk microdefect (BMD) and mechanical strength of $P/P^-$ epitaxial silicon wafers (Epitaxial wafer) as a function of nitrogen concentrations was studied. After 2 step anneal$(800^{\circ}C/4hrs+1000^{\circ}C/16hrs)$, BMD was not observed in nitrogen undoped epitaxial silicon wafer while BMD existed and increased up to $3.83\times10^5\;ea/cm^2$ by addition of $1.04\times10^{14}\;atoms/cm^3$ nitrogen doping. The slip occurred for nitrogen undoped and low level nitrogen doped epitaxial wafers. However, there was no slip occurrence above $7.37\times10^{13}\;atoms/cm^3$ nitrogen doped epitaxial wafer. Mechanical strength was improved from 40 to 57 MPa as nitrogen concentrations were increased. Therefore, the nitrogen doping in silicon wafer plays an important role to improve BMD density, slip occurrence and mechanical strength of the epitaxial silicon wafers.

• Proceedings of the KIEE Conference
• /
• 2009.07a
• /
• pp.1501_1502
• /
• 2009

Plasma treatment time was optimized to maximize the bonding strength between silicon and quartz. Bonding strength between the silicon and quartz is related to a surface energy which can be calculated by contact angle measurement. It was found that optimized time to get maximized surface energy was 15 sec. Silicon and quartz wafers were treated with $O_2$ plasma under different time splits and then bonded together. Bonding strength of the bonded wafers was measured by shear test. It was verified that the highest bonding strength was obtained when the silicon and quartz wafers were treated for 15 seconds. The maximum bonding strength exceeded the fracture strength of silicon.