• Title/Summary/Keyword: Si-Wafer

Search Result 1,167, Processing Time 0.033 seconds

Fabrications and Analysis of Schottky Diode of Silicon Carbide Substrate with novel Junction Electric Field Limited Ring (새로운 전계 제한테 구조를 갖는 탄화규소 기판의 쇼트키 다이오드의 제작과 특성 분석)

  • Cheong Hui-Jong;Han Dae-Hyun;Lee Yong-Jae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.7
    • /
    • pp.1281-1286
    • /
    • 2006
  • We have used the silicon-carbide(4H-SiC) instead of conventional silicon materials to develope of the planar junction barrier schottky rectifier for ultra high breakdown voltage(1,200 V grade). The substrate size is 2 inch wafer, Its concentration is $3*10^{18}/cm^{3}$ of $n^{+}-$type, thickness of epitaxial layer $12{\mu}m$ conentration is $5*10^{15}cm^{-3}$ of n-type. The fabticated devices are junction barrier schottky rectifier, The guard ring for improvement of breakdown voltage is designed by the box-like impurity of boron, the width and space of guard ring was designed by variation. The contact metals to rectify were used by the $Ni(3,000\:{\AA})/Au(2,000\:{\AA})$. As a results, the on-state voltage is 1.26 V, on-state resistance is $45m{\Omega}/cm^{3}$, maximum value of improved reverse breakdown voltage is 1180V, reverse leakage current density is $2.26*10^{-5}A/CM^{3}$. We had improved the measureme nt results of the electrical parameters.

Formation of Sn-Cu Solder Bump by Electroplating for Flip Chip (플립칩용 Sn-Cu 전해도금 솔더 범프의 형성 연구)

  • 정석원;강경인;정재필;주운홍
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.10 no.4
    • /
    • pp.39-46
    • /
    • 2003
  • Sn-Cu eutectic solder bump was fabricated by electroplating for flip chip and its characteristics were studied. A Si-wafer was used as a substrate and the UBM(Under Bump Metallization) of Al(400 nm)/Cu(300 nm)/Ni(400 nm)/Au(20 nm) was coated sequentially from the substrate to the top by an electron beam evaporator. The experimental results showed that the plating ratio of the Sn-Cu increased from 0.25 to 2.7 $\mu\textrm{m}$/min with the current density of 1 to 8 A/d$\m^2$. In this range of current density the plated Sn-Cu maintains its composition nearly constant level as Sn-0.9∼1.4 wt%/Cu. The solder bump of typical mushroom shape with its stem diameter of 120 $\mu\textrm{m}$ was formed through plating at 5 A/d$\m^2$ for 2 hrs. The mushroom bump changed its shape to the spherical type of 140 $\mu\textrm{m}$ diameter by air reflow at $260^{\circ}C$. The homogeneity of chemical composition for the solder bump was examined, and Sn content in the mushroom bump appears to be uneven. However, the Sn distributed more uniformly through an air reflow.

  • PDF

Micromachined pH Sensor Using Open Well Structures (개방형 우물 구조를 이용한 마이크로머신형 pH 센서)

  • Kim, Heung-Rak;Kim, Young-Deog;Jeong, Woo-Cheol;Kim, Kwang-Il;Kim, Dong-Su
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.22 no.4
    • /
    • pp.347-353
    • /
    • 2002
  • A structure of a glass electrode-type pH sensor for measuring any concentration of $H^+$ in an aqueous solution was embodied with bulk micromachining technology. Two open well structures were formed, and a reference electrode was secured by the Ag/AgCl thin film in the sloped side of the etched structure. A sensitive membrane of an indicator electrode for generating a potential by an exchange reaction to $H^+$ was made with a glass containing Na 20% or more finely so that its thickness might be $100{\mu}m$ or so, and then it was bonded to one pyramidal structure. A liquid junction for a current path was formed by filling an agar in the anisotropically etched part of the Si wafer, which had a size of $50{\mu}m{\times}50{\mu}m$, and then bonded it to the other. After complete fabrication of each part, it was filled with a 2M KCl reference solution and encapsulated the sensor structure with a cold expoxy. The potential value of fabricated pH sensor was about 90mV/pH in the standard pH solutions.

Phase transformation and magnetic properties of $Ni_xFe_{100-x}$ thin films deposited by a co-sputtering (동시 스퍼터링법으로 제조된 $Ni_xFe_{100-x}$ 박막의 상변화와 자기적 특성)

  • Kang, Dae-Sik;Song, Jong-Han;Nam, Joong-Hee;Cho, Jeong-Ho;Chun, Myoung-Pyo
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.19 no.6
    • /
    • pp.282-287
    • /
    • 2009
  • $Ni_xFe_{100-x}$ films with a thickness of about 100nm were deposited on Si(100) substrates at room temperature by a DC magnetron co-sputtering using Fe and Ni targets. Compositional, structural, electrical and magnetic properties of the films were investigated. $Ni_{67}Fe_{33}$, $Ni_{55}Fe_{45}$, $Ni_{50}Fe_{50}$, $Ni_{45}Fe_{55}$, $Ni_{40}Fe_{60}$ films are obtained by increasing the sputtering power of the Fe target. The films of x < 55 have BCC structure and show the phase transformation after annealing at the range of $300{\sim}450^{\circ}C$ for 2 h. On the other hand, the films of x < 50 have the mixed crystalline phases of BCC and FCC after the annealing treatment. The saturation magnetization was decreased initially by the phase transformation effect but then increased again after annealing at $450^{\circ}C$ due to the grain growth and crystallization of BCC phases.

Effect of the catalyst deposition rates on the growth of carbon nanotubes

  • Ko, Jae-Sung;Choi, In-Sung;Lee, Nae-Sung
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.264-264
    • /
    • 2010
  • Single-walled carbon nanotubes (SWCNTs) were grown on a Si wafer by using thermal chemical vapor deposition (t-CVD). We investigated the effect of the catalyst deposition rate on the types of CNTs grown on the substrate. In general, smaller islands of catalyst occur by agglomeration of a catalyst layer upon annealing as the catalyst layer becomes thinner, which results in the growth of CNTs with smaller diameters. For the same thickness of catalyst, a slower deposition rate will cause a more uniformly thin catalyst layer, which will be agglomerated during annealing, producing smaller catalyst islands. Thus, we can expect that the smaller-diameter CNTs will grow on the catalyst deposited with a lower rate even for the same thickness of catalyst. The 0.5-nm-thick Fe served as a catalyst, underneath which Al was coated as a catalyst support as well as a diffusion barrier on the Si substrate. The catalyst layers were. coated by using thermal evaporation. The deposition rates of the Al and Fe layers varied to be 90, 180 sec/nm and 70, 140 sec/nm, respectively. We prepared the four different combinations of the deposition rates of the AI and Fe layers. CNTs were synthesized for 10 min by flowing 60 sccm of Ar and 60 sccm of $H_2$ as a carrier gas and 20 sccm of $C_2H_2$ as a feedstock at 95 torr and $810^{\circ}C$. The substrates were subject to annealing for 20 sec for every case to form small catalyst islands prior to CNT growth. As-grown CNTs were characterized by using field emission scanning electron microscopy, high resolution transmission electron microscopy, Raman spectroscopy, UV-Vis NIR spectroscopy, and atomic force microscopy. The fast deposition of both the Al and Fe layers gave rise to the growth of thin multiwalled CNTs with the height of ${\sim}680\;{\mu}m$ for 10 min while the slow deposition caused the growth of ${\sim}800\;{\mu}m$ high SWCNTs. Several radial breathing mode (RBM) peaks in the Raman spectra were observed at the Raman shifts of $113.3{\sim}281.3\;cm^{-1}$, implying the presence of SWCNTs (or double-walled CNTs) with the tube diameters 2.07~0.83 nm. The Raman spectra of the as-grown SWCNTs showed very low G/D peak intensity ratios, indicating their low defect concentrations.

  • PDF

Temperature Dependence on Dry Etching of $ZrO_2$ Thin Films in $Cl_2/BCl_3$/Ar Inductively Coupled Plasma ($Cl_2/BCl_3$/Ar 유도 결합 플라즈마에서 온도에 따른 $ZrO_2$ 박막의 식각)

  • Yang, Xue;Kim, Dong-Pyo;Lee, Cheol-In;Um, Doo-Seung;Kim, Chang-Il
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.145-145
    • /
    • 2008
  • High-k materials have been paid much more attention for their characteristics with high permittivity to reduce the leakage current through the scaled gate oxide. Among the high-k materials, $ZrO_2$ is one of the most attractive ones combing such favorable properties as a high dielectric constant (k= 20 ~ 25), wide band gap (5 ~ 7 eV) as well as a close thermal expansion coefficient with Si that results in good thermal stability of the $ZrO_2$/Si structure. During the etching process, plasma etching has been widely used to define fine-line patterns, selectively remove materials over topography, planarize surfaces, and trip photoresist. About the high-k materials etching, the relation between the etch characteristics of high-k dielectric materials and plasma properties is required to be studied more to match standard processing procedure with low damaged removal process. Among several etching techniques, we chose the inductively coupled plasma (ICP) for high-density plasma, easy control of ion energy and flux, low ownership and simple structure. And the $BCl_3$ was included in the gas due to the effective extraction of oxygen in the form of $BCl_xO_y$ compounds. During the etching process, the wafer surface temperature is an important parameter, until now, there is less study on temperature parameter. In this study, the etch mechanism of $ZrO_2$ thin film was investigated in function of $Cl_2$ addition to $BCl_3$/Ar gas mixture ratio, RF power and DC-bias power based on substrate temperature increased from $10^{\circ}C$ to $80^{\circ}C$. The variations of relative volume densities for the particles were measured with optical emission spectroscopy (OES). The surface imagination was measured by scanning emission spectroscope (SEM). The chemical state of film was investigated using energy dispersive X-ray (EDX).

  • PDF

Fabrication and Characteristics of a Varactor Diode for UHF TV Tuner Operated within Low Tuning Voltage (저전압 UHF TV 튜너용 바렉터 다이오드의 제작 및 특성)

  • Kim, Hyun-Sik;Moon, Young-Soon;Son, Won-Ho;Choi, Sie-Young
    • Journal of Sensor Science and Technology
    • /
    • v.23 no.3
    • /
    • pp.185-191
    • /
    • 2014
  • The width of depletion region in a varactor diode can be modulated by varying a reverse bias voltage. Thus, the preferred characteristics of depletion capacitance can obtained by the change in the width of depletion region so that it can select only the desirable frequencies. In this paper, the TV tuner varactor diode fabricated by hyper-abrupt profile control technique is presented. This diode can be operated within 3.3 V of driving voltage with capability of UHF band tuning. To form the hyperabrupt profile, firstly, p+ high concentration shallow junction with $0.2{\mu}m$ of junction depth and $1E+20ions/cm^3$ of surface concentration was formed using $BF_2$ implantation source. Simulation results optimized important factors such as epitaxial thickness and dose quality, diffusion time of n+ layer. To form steep hyper-abrupt profile, Formed n+ profile implanted the $PH_3$ source at Si(100) n-type epitaxial layer that has resistivity of $1.4{\Omega}cm$ and thickness of $2.4{\mu}m$ using p+ high concentration Shallow junction. Aluminum containing to 1% of Si was used as a electrode metal. Area of electrode was $30,200{\mu}m^2$. The C-V and Q-V electric characteristics were investigated by using impedance Analyzer (HP4291B). By controlling of concentration profile by n+ dosage at p+ high concentration shallow junction, the device with maximum $L_F$ at -1.5 V and 21.5~3.47 pF at 0.3~3.3 V was fabricated. We got the appropriate device in driving voltage 3.3 V having hyper-abrupt junction that profile order (m factor) is about -3/2. The deviation of capacitance by hyper-abrupt junction with C0.3 V of initial capacitance is due to the deviation of thermal process, ion implantation and diffusion. The deviation of initial capacitance at 0.3 V can be reduced by control of thermal process tolerance using RTP on wafer.

Cu Electroplating on the Si Wafer and Reliability Assessment of Low Alpha Solder Bump for 3-D Packaging (3차원 실장용 실리콘 웨이퍼 Cu 전해도금 및 로우알파솔더 범프의 신뢰성 평가)

  • Jung, Do Hyun;Lee, Joon Hyung;Jung, Jae Pil
    • Proceedings of the Korean Institute of Surface Engineering Conference
    • /
    • 2012.11a
    • /
    • pp.123-123
    • /
    • 2012
  • 최근 연구되고 있는 TSV(Through Silicon Via) 기술은 Si 웨이퍼 상에 직접 전기적 연결 통로인 관통홀을 형성하는 방법으로 칩간 연결거리를 최소화 할 수 있으며, 부피의 감소, 연결부 단축에 따른 빠른 신호 전달을 가능하게 한다. 이러한 TSV 기술은 최근의 초경량화와 고집적화로 대표되는 전자제품의 요구를 만족시킬 수 있는 차세대 실장법으로 기대를 모으고 있다. 한편, 납땜 재료의 주 원료인 주석은 주로 반도체 소자의 제조, 반도체 칩과 기판의 접합 및 플립 칩 (Flip Chip) 제조시의 범프 형성 등 반도체용 배선재료에 널리 사용되고 있다. 최근에는 납의 유해성 때문에 대부분의 전자제품은 무연솔더를 이용하여 제조되고 있지만, 주석을 이용한 반도체 소자가 고밀도화, 고 용량화 및 미세피치(Fine Pitch)화 되고 있기 때문에, 반도체 칩의 근방에 배치된 주석으로부터 많은 알파 방사선이 방출되어 메모리 셀의 정보를 유실시키는 소프트 에러 (Soft Error)가 발생되는 위험이 많아지고 있다. 이로 인해, 반도체 소자 및 납땜 재료의 주 원료인 주석의 고순도화가 요구되고 있으며, 특히 알파 방사선의 방출이 낮은 로우알파솔더 (Low Alpha Solder)가 요구되고 있다. 이에 따라 본 연구는 4인치 실리콘 웨이퍼상에 직경 $60{\mu}m$, 깊이 $120{\mu}m$의 비아홀을 형성하고, 비아 홀 내에 기능 박막증착 및 전해도금을 이용하여 전도성 물질인 Cu를 충전한 후 직경 $80{\mu}m$의 로우알파 Sn-1.0Ag-0.5Cu 솔더를 접합 한 후, 접합부 신뢰성 평가를 수행을 위해 고속 전단시험을 실시하였다. 비아 홀 내 미세구조와 범프의 형상 및 전단시험 후 파괴모드의 분석은 FE-SEM (Field Emission Scanning Electron Microscope)을 이용하여 관찰하였다. 연구 결과 비아의 입구 막힘이나 보이드(Void)와 같은 결함 없이 Cu를 충전하였으며, 고속전단의 경우는 전단 속도가 증가할수록 취성파괴가 증가하는 경향을 보였다. 본 연구를 통하여 전해도금을 이용한 비아 홀 내 Cu의 고속 충전 및 로우알파 솔더 볼의 범프 형성이 가능하였으며, 이로 인한 전자제품의 소프트에러의 감소가 기대된다.

  • PDF

3-D Analysis of Semiconductor Surface by Using Photoacoustic Microscopy (광음향 현미경법을 이용한 반도체 표면의 3차원적 구조 분석)

  • Lee, Eung-Joo;Choi, Ok-Lim;Lim, Jong-Tae;Kim, Ji-Woong;Choi, Joong-Gill
    • Journal of the Korean Chemical Society
    • /
    • v.48 no.6
    • /
    • pp.553-560
    • /
    • 2004
  • In this experiment, a three dimensional structure analysis was carried out to examine the surface defects of semiconductor made artificially on known scale. It was investigated the three dimensional imaging according to the sample depth and the thermal diffusivity as well as the carrier transport properties. The thermal diffusivity measurement of the intrinsic GaAs semiconductor was also analyzed by the difference of frequency-dependence photoacoustic signals from the sample surface of different conditions. Thermal properties such as thermal diffusion length or thermal diffusivity of the Si wafer with and without defects on the surface were obtained by interpreting the frequency dependence of the PA signals. As a result, the photoacoustic signal is found to have the dependency on the shape and depth of the defects so that their structure of the defects can be analyzed. This method demonstrates the possibility of the application to the detection of the defects, cracks, and shortage of circuits on surface or sub-surface of the semiconductors and ceramic materials as a nondestructive testing(NDT) and a nondestructive evaluation(NDE) technique.

Sol-gel deposited TiInO thin-films transistor with Ti effect

  • Kim, Jung-Hye;Son, Dae-Ho;Kim, Dae-Hwan;Kang, Jin-Kyu;Ha, Ki-Ryong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.02a
    • /
    • pp.200-200
    • /
    • 2010
  • In recent times, metal oxide semiconductors thin films transistor (TFT), such as zinc and indium based oxide TFTs, have attracted considerable attention because of their several advantageous electrical and optical properties. There are many deposition methods for fabrication of ZnO-based materials such as chemical vapor deposition, RF/DC sputtering and pulsed laser deposition. However, these vacuum process require expensive equipment and result in high manufacturing costs. Also, the methods is difficult to fabricate various multicomponent oxide semiconductor. Recently, several groups report solution processed metal oxide TFTs for low cost and non vacuum process. In this study, we have newly developed solution-processed TFTs based on Ti-related multi-component transparent oxide, i. e., InTiO as the active layer. We propose new multicomponent oxide, Titanium indium oxide(TiInO), to fabricate the high performance TFT through the sol-gel method. We investigated the influence of relative compositions of Ti on the electrical properties. Indium nitrate hydrate [$In(NO^3).xH_2O$] and Titanium isobutoxide [$C_{16}H_{36}O_4Ti$] were dissolved in acetylacetone. Then monoethanolamine (MEA) and acetic acid ($CH_3COOH$) were added to the solution. The molar concentration of indium was kept as 0.1 mol concentration and the amount of Ti was varied according to weighting percent (0, 5, 10%). The complex solutions become clear and homogeneous after stirring for 24 hours. Heavily boron (p+) doped Si wafer with 100nm thermally grown $SiO_2$ serve as the gate and gate dielectric of the TFT, respectively. TiInO thin films were deposited using the sol-gel solution by the spin-coating method. After coating, the films annealed in a tube furnace at $500^{\circ}C$ for 1hour under oxygen ambient. The 5% Ti-doped InO TFT had a field-effect mobility $1.15cm^2/V{\cdot}S$, a threshold voltage of 4.73 V, an on/off current ratio grater than $10^7$, and a subthreshold slop of 0.49 V/dec. The 10% Ti-doped InO TFT had a field-effect mobility $1.03\;cm^2/V{\cdot}S$, a threshold voltage of 1.87 V, an on/off current ration grater than $10^7$, and a subthreshold slop of 0.67 V/dec.

  • PDF