• Title/Summary/Keyword: Short-Circuit Fault

Search Result 333, Processing Time 0.02 seconds

A Study on the Test Strategy of Digital Circuit Board in the Production Line Based on Parallel Signature Analysis Technique (PSA 기법에 근거한 생산라인상의 디지털 회로 보오드 검사전략에 대한 연구)

  • Ko Yun-Seok
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.53 no.11
    • /
    • pp.768-775
    • /
    • 2004
  • The SSA technique in the digital circuit test is required to be repeated the input pattern stream to n bits output nodes n times in case of using a multiplexor. Because the method adopting a parallel/serial bit convertor to remove this inefficiency has disadvantage of requiring the test time n times for a pattern, the test strategy is required, which can enhance the test productivity by reducing the test time based on simplified fault detection mechanism. Accordingly, this paper proposes a test strategy which enhances the test productivity and efficiency by appling PAS (Parallel Signature Analysis) technique to those after analyzing the structure and characteristics of the digital devices including TTL and CMOS family ICs as well as ROM and RAM. The PSA technique identifies the faults by comparing the reminder from good device with reminder from the tested device. At this time, the reminder is obtained by enforcing the data stream obtained from output pins of the tested device on the LFSR(Linear Feedback Shift Resister) representing the characteristic equation. Also, the method to obtain the optimal signature analyzer is explained by furnishing the short bit input streams to the long bit input streams to the LFSR having 8, 12, 16, 20bit input/output pins and by analyzing the occurring probability of error which is impossible to detect. Finally, the effectiveness of the proposed test strategy is verified by simulating the stuck at 1 errors or stuck at 0 errors for several devices on typical 8051 digital board.

Characteristics of the Flux-lock Type Superconducting Fault Current Limiter According to the Iron Core Conditions (자속구속형 초전도 전류제한기의 철심조건에 따른 특성)

  • Nam, Gueng-Hyun;Lee, Na-Young;Choi, Hyo-Sang;Cho, Guem-Bae
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.20 no.7
    • /
    • pp.38-45
    • /
    • 2006
  • The superconducting fault current limiters(SFCLs) provide the effect such as enhancement in power system reliability due to limiting the fault current within a few miliseconds. Among various SFCLs we have developed a flux-lock type SFCL and exploited a special design to effectively reduce the fault current according to properly adjustable magnetic field after the short-circuit test. This SFCL consists of two copper coils wound in parallel on the same iron core and a component using the YBCO thin film connected in series to the secondary copper coil. Meanwhile, operating characteristics can be controlled by adjusting the inductances and the winding directions of the coils. To analyze the operational characteristics, we compared closed-loop with open-loop iron core. When the applied voltage was 200[Vrms] in the additive polarity winding, the peak values of the line current the increased up to 30.71[A] in the closed-loop and 32.01[A] in the open-loop iron core, respectively. On the other hand, in the voltages generated at current limiting elements were 220.14[V] in the closed-loop and 142.73[V] in the opal-loop iron core during first-half cycle after fault instant under the same conditions. We confirmed that the open-loop iron core had lower power burden than in the closed-loop iron core. Consequently, we found that the structure of iron core enabled the flux-lock type SFCL at power system to have the flexibility.

An Adaptive Setting Method for the Overcurrent Relay of Distribution Feeders Considering the Interconnected Distributed Generations

  • Jang Sung-Il;Kim Kwang-Ho;Park Yong-Up;Choi Jung-Hwan;Kang Yong-Cheol;Kang Sang-Hee;Lee Seung-Jae;Oshida Hideharu;Park Jong-Keun
    • KIEE International Transactions on Power Engineering
    • /
    • v.5A no.4
    • /
    • pp.357-365
    • /
    • 2005
  • This research investigates the influences of distributed generations (DG), which are interconnected to the bus by the dedicated lines, on the overcurrent relays (OCR) of the neighboring distribution feeders and also proposes a novel method to reduce the negative effects on the feeder protection. Due to the grid connected DG, the entire short-circuit capacity of the distribution networks increases, which may raise the current of the distribution feeder during normal operations as well as fault conditions. In particular, during the switching period for loop operation, the current level of the distribution feeder can be larger than the pickup value for the fault of the feeder's OCR, thereby causing the OCR to perform a mal-operation. This paper proposes the adaptive setting algorithm for the OCR of the distribution feeders having the neighboring dedicated feeders for the DG to prevent the mal-operations of the OCR under normal conditions. The proposed method changes the pickup value of the OCR by adapting the power output of the DG monitored at the relaying point in the distribution network. We tested the proposed method with the actual distribution network model of the Hoenggye substation at the Korea Electric Power Co., which is composed of five feeders supplying the power to network loads and two dedicated feeders for the wind turbine generators. The simulation results demonstrate that the proposed adaptive protection method could enhance the conventional OCR of the distribution feeders with the neighboring dedicated lines for the DG.

A Study on the Development and Application of Digital Protective Relay for DC Feeding System of Light Rail Transit System (경전철 직류급전계통을 위한 디지털 보호제어장치의 개발 및 적용에 관한 연구)

  • Baek, Byung-San;Kim, Jae-Chul
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.19 no.2
    • /
    • pp.77-86
    • /
    • 2005
  • The DC protection and control device for the feeding system of a Light Rail Transit(LRT) system is developed. For the development, the short circuit characteristics in the system are analyzed. As a result a protection algorithm for the DC fault selective relay (50F) is newly proposed, and principles of the DC fault selective relay, Line Test Device (LTD), DC Over Current Relay (DC OCR) are introduced From the development, the specifications and codes used to be unclear have become clarified and summarized. Moreover, the methods to examine the protective characteristics and Electromagnetic Compatibility (EMC) are established Finally, the performance and the effectiveness of the developed protective relay have been verified with the test based on IEC. For the reliability of the system, the relay has been installed and is being operated at the test track of the LRT system at Gyeong-San.

Estimation of Motor Deterioration using Pulse Signal and Insulation Resistance Measurement Algorithm (펄스 신호 및 절연저항 측정 알고리즘을 이용한 전동기 열화 추정)

  • Jeong, Sungin
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.22 no.5
    • /
    • pp.111-116
    • /
    • 2022
  • The causes of motor burnout include overload, phase loss, restraint, interlayer short circuit, winding ground fault, instantaneous overvoltage, and the rotor contacting the stator, leading to insulation breakdown, leading to breakdown or electrical accidents. Therefore, equipment failure causes not only loss due to cost required for equipment maintenance/repair, but also huge economic loss due to productivity decrease due to process stop because the process itself including the motor is stopped. The current level of technology for diagnosing motor failures uses vibration, heat, and power analysis methods, but there is a limit to analyzing the problems only after a considerable amount of time has passed according to the failure. Therefore, in this paper, a device and algorithm for measuring insulation resistance using DC AMP signal was applied to an industrial motor to solve this problem. And by following the insulation resistance state value, we propose a diagnosis of deterioration and failure of the motor that cannot be solved by the existing method.

The development of LVI tester for application of transformers winding deformation diagnosis (변압기 권선변형 진단에 적용하기 위한 LVI 시험기 개발)

  • 조국희;김광화
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.5
    • /
    • pp.97-103
    • /
    • 2002
  • The assessment of the condition of a transformer winding which is suspected of having suffered short circuit damage can be difficult. Conventional test such as winding resistance, magnetic current or insulation resistance will only detect damage if a permanent electrical fault exists. Visual inspection of windings necessitates the removal of oil and in many cases only a very small proportion of the winding can be seen. We describe the characteristic of LVI test system and methods to detect the deformation of windings in the power transformers. As the front rise time of recurrent-surge generator pulse less than 1000 ㎱ and the peak value of pulse is about 500 V, we have the good results of detecting winding deformation in the LVI test of transformers.

A Study on the Optimal Method for Mal-function of Re-closer at the Distribution Feeders Interconnected with PV Systems (태양광발전이 연계된 배전계통의 보호기기 오동작에 대한 최적 운용방안에 관한 연구)

  • Kim, Chan-Hyeok;Park, Hyeon-Seok;Rho, Dea-Seok;Shin, Chang-Hoon;Yoon, Gi-Gab
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.8
    • /
    • pp.1512-1518
    • /
    • 2009
  • Recently, new dispersed power sources such as photovoltaics, wind power, fuel cell etc. are energetically interconnected and operated in the distribution systems, as one of the national projects for alternative energy. This paper deals with the optimal countermeasures for the mal-function of protective devices at primary feeder in distribution systems when new power sources like photovoltaic (PV) systems are interconnected, based on the symmetrical components of short circuit studies. When new power sources are considered to be interconnected to distribution systems, bi-directional power flow and interconnection transformer connection of new power sources may cause the operation problems of protective devices (mainly re-closer), since new power sources can change typical characteristics of distribution systems. Therefore, this paper shows an analysis skill of the mal-functional mechanism of protective relay and proposes the optimal solution for the mal-function problem using the symmetrical components of fault analysis. And, this paper also shows the effectiveness of proposed method by the simulation at the field distribution systems.

A Study on Development of Scaled-down HVDC Model (HVDC의 축소형 모델 개발에 관한 연구)

  • Ahn, Jong-Bo;Yun, Jae-Young;Kim, Kook-Hun;Lee, Jong-Moo;Kim, Jong-Moon;Lee, Ki-Do
    • Proceedings of the KIEE Conference
    • /
    • 1999.11b
    • /
    • pp.219-221
    • /
    • 1999
  • HVDC(High Voltage Direct Current) transmission system was constructed between Cheju island and mainland Haenam and has been operating commercially since 1998. But research activities in this area are not so much. That is caused by the facts that HVDC is large scale system and it is not so easy to implement and to test. Though such simulation tools as RTDS(Real Time Digital Simulator) and EMTDC can be useful, these have limitations for actual control and protective system design. Therefore scaled-down HVDC model was developed for the purpose of researches at operating technique, control and protection methods. The design of this model was based on real Cheju-Haenam HVDC system. And additionally faults simulator such as ground fault, short-circuit and change of impedance in transmission line is equipped for analysis of these faults. Control system of the model was implemented fully digitally. So it is very easy for the researchers to develope control and protection algorithm and to test the performance.

  • PDF

The Heating of Cu-oxide and Arc Properties according to Electrical Poor Contact (전기적 불완전 접촉에 따른 동산화물의 발열 및 아크 특성)

  • Kim, Wansu;Park, SangJune;Hwang, DongHyun
    • Journal of the Korean Society of Safety
    • /
    • v.34 no.3
    • /
    • pp.15-20
    • /
    • 2019
  • As industry is progressing and standards of living are improved, the demand of electrical energy is expected to grow 8-9% annually. Therefore, the importance of electrical fire prevention technology with the ability of the power supply is being emphasized. According to the statistics of fire in Korea, fire occurred about 45,000 cases annually, and electrical fire possessed about 20%. The electrical fire by poor contact has increased gradually, can be connected as great fire to secondarily induce short circuit and earth fault. Then analysis of heating causes of electrical connections between copper and copper alloy is needed. Also, detection and analysis algorithm of oxide at copper alloy are necessary. In this research, in order to understand the characteristics of oxide growth with rising resistance and heating, it is demonstrated that the oxide at electrical connections can cause fire due to arcing.

A New 1200V PT-IGBT with Protection Circuit employing the Lateral IGBT and Floating p-well Voltage Sensing Scheme (Floating P-well 전압 감지 방법과 수평형 절연 게이트 바이폴라 트랜지스터(LIGBT)를 이용한 새로운 1200V 절연 게이트 바이폴라 트랜지스터(IGBT)의 보호회로)

  • Cho, Kyu-Heon;Ji, In-Hwan;Han, Young-Hwan;Lee, Byung-Chul;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 2006.10a
    • /
    • pp.99-100
    • /
    • 2006
  • 절연 게이트 바이폴라 트랜지스터 (Insuialed atc Bipolar Transistor : IGBT)는 높은 전류구동 능력과 높은 입력 임피던스 특성으로 인해 대전력 스위칭 소자로 널리 응용되고 있다. 특히, 대용량 모터 구동을 위해 응용되는 경우, 모터의 부하 특성상, 모터의 단락에 의한 단락 회로 (Short-circuit fault) 현상을 비롯한 클램핑 다이오드의 파손으로 인한 unclamped 유도성 부하 스위칭 (UIS) 상황에서 견딜 수 있도록 설계되어야 한다. 이를 위해, 이전 연구를 통해 Floating p-well을 600V급 IGBT에 도입함으로써 UIS 상황에서 IGBT가 견딜 수 있는 에너지(항복 에너지)륵 증가시키고 Floating p-weil 전압을 감지함으로써 단락 회로 상황에서 IGBT가 보호될 수 있도록 보호회로를 제안하고 검증하였다. 그러나 이 보호회로는 수평형 금속 산화막 반도체 전계 효과 트랜지스터 (Latcral MOSFET)로 제작됨으로써 보호회로 기능을 수행하기 위해서는 넓은 면적을 요구하였다. 또한, 정상적인 동작 상황에서 오류를 감지 (오류 감지: False detection)하는 동작으로 인해 추가적인 filter를 요구함으로써 보호회로 동작 속도를 감소시켰다. 이러한 단점을 해결하기 위해, 수평형 절연 게이트 바이폴라 트랜지스터 (Lateral IGBT : LIGBT)를 보호회로에 적용함으로써 LIGBT의 높은 전류 구동능력을 이용하여 기존 보호회로 면적의 30% 수준의 보호회로를 구현하였다. 또한, 구현된 보호회로는 오류 감지 현상을 제거함으로써 보호회로의 동작 속도를 개선하였다. 제안된 보호회로와 1200V급 IGBT는 7장의 마스크를 이용한 표준 수평형 IGBT 공정을 이용하여 제작되었으며, 특히, 전자빔 조사를 이하여 턴오프 속도를 개선함으로써 고속 스위칭에 적합하도록 최적화 되었다.

  • PDF