• Title/Summary/Keyword: Semiconductor Fabrication

Search Result 947, Processing Time 0.025 seconds

Retrospective Exposure Assessment of Wafer Fabrication Workers in the Semiconductor Industry (반도체 웨이퍼 가공 공정 역학 조사에서 과거 노출 평가 방법 고찰)

  • Park, Dong-Uk
    • Journal of Environmental Health Sciences
    • /
    • v.37 no.1
    • /
    • pp.12-21
    • /
    • 2011
  • The objective of this study is to review retrospective exposure assessment methods used in wafer fabrication operations to determine whether adverse health effects including mortality or cancer incidence are related to employment in particular work activities and to recommend an appropriate approach for retrospective exposure assessment methods for epidemiological study. The goal of retrospective exposure assessment for such studies is to assign each study subject to a workgroup in such a way that differences in exposure within the workgroups are minimized, as well as to maximize the contrasts in exposure between workgroups. To reduce the misclassification of exposure and to determine if adverse health effects including mortality or cancer incidence are related to particular work activities of wafer fabrication workers, a minimum requirement of work history information on the wafer manufacturing eras, job and department at which they were exposed should be assessed. Retrospective assessment of the task that semiconductor workers performed should be conducted to determine not only the effect of a particular job on the development of adverse health effects including mortality or cancer incidence, but also to adjust for the healthy worker effect. In order to identify specific hazardous agents that may cause adverse health effects, past exposure to a specific agent or agent matrices should also be assessed.

Review of Hazardous Agent Level in Wafer Fabrication Operation Focusing on Exposure to Chemicals and Radiation (반도체 산업의 웨이퍼 가공 공정 유해인자 고찰과 활용 - 화학물질과 방사선 노출을 중심으로 -)

  • Park, Donguk
    • Journal of Korean Society of Occupational and Environmental Hygiene
    • /
    • v.26 no.1
    • /
    • pp.1-10
    • /
    • 2016
  • Objectives: The aim of this study is to review the results of exposure to chemicals and to extremely low frequency(ELF) magnetic fields generated in wafer fabrication operations in the semiconductor industry. Methods: Exposure assessment studies of silicon wafer fab operations in the semiconductor industry were collected through an extensive literature review of articles reported until the end of 2015. The key words used in the literature search were "semiconductor industry", "wafer fab", "silicon wafer", and "clean room," both singly and in combination. Literature reporting on airborne chemicals and extremely low frequency(ELF) magnetic fields were collected and reviewed. Results and Conclusions: Major airborne hazardous agents assessed were several organic solvents and ethylene glycol ethers from Photolithography, arsenic from ion implantation and extremely low frequency magnetic fields from the overall fabrication processes. Most exposures to chemicals reported were found to be far below permissible exposure limits(PEL) (10% < PEL). Most of these results were from operators who handled processes in a well-controlled environment. In conclusion, we found a lack of results on exposure to hazardous agents, including chemicals and radiation, which are insufficient for use in the estimation of past exposure. The results we reviewed should be applied with great caution to associate chronic health effects.

Characterization and Design Consideration of 80-nm Self-Aligned N-/P-Channel I-MOS Devices

  • Choi, Woo-Young;Lee, Jong-Duk;Park, Byung-Gook
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.6 no.1
    • /
    • pp.43-51
    • /
    • 2006
  • 80-nm self-aligned n-and p-channel I-MOS devices were demonstrated by using a novel fabrication method featuring double sidewall spacer, elevated drain structure and RTA process. The fabricated devices showed a normal transistor operation with extremely small subthreshold swing less than 12.2 mV/dec at room temperature. The n- and p-channel I-MOS devices had an ON/OFF current of 394.1/0.3 ${\mu}A$ and 355.4/8.9 ${\mu}A$ per ${\mu}m$, respectively. We also investigated some critical issues in device design such as the junction depth of the source extension region and the substrate doping concentration.

Design & Fabrication of VHF/UHF RF Modulator Using 2um Bipolar Process (BIPOLAR 2um급 공정을 이용한 VHF/UHF RF 신호변환기 설계 및 제작)

  • Lee, Moon-Gi;Kim, Chang-Soo;Kim, Sung-Chan;Choe, Hyun-Mook
    • Proceedings of the KIEE Conference
    • /
    • 1988.07a
    • /
    • pp.213-216
    • /
    • 1988
  • This paper describes design & fabrication of RF modulator using 2um Bipolar process which convert video & audio signal into high frequency VHF/UHF signals for all TV standards. This VHF/UHF RF modulator fabricated using 2um bipolar process( T max = 5GHz) shows satisfying electrical characteristics and meets all the design targets.

  • PDF

Design and Fabrication of Digital Tuning Analog Component IC (Digital Tuning Analog Component 집적회로의 설계 및 제작)

  • Shin, Myung Chul;Jang, Young Wook;Kim, Young Saeng;Ko, Jin Soo
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.6
    • /
    • pp.923-928
    • /
    • 1986
  • This paper describes the design and fabrication of a high performance digital tuning analog component integrated circuit that contains a television station detector and decoders(H and L types). When the comparator level sampling method is used, this integrated circuit can be used as a stable channel selector for an external circuit with very large signal variation. It has been fabricated using the SST bipolar standard process and its chip size is 2.2x2.1mm\ulcorner As a result, we have succeeded in fabricating the IC that satisfies the D.C characteristics, and the channel station detector and decoder function.

  • PDF

Bottleneck Scheduling for Cycletime Reduction in Semiconductor Fabrication Line (반도체 FAB공정의 사이클타임 단축을 위한 병목일정계획)

  • 이영훈;김태헌
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 2001.10a
    • /
    • pp.298-301
    • /
    • 2001
  • In semiconductor manufacturing, wafer fabrication is the most complicated and important process, which is composed of several hundreds of process steps and several hundreds of machines involved. The productivity of the manufacturing mainly depends on how well they control balance of WIP flow to achieve maximal throughput under short manufacturing cycle time. In this paper mathematical formulation is suggested for the stepper scheduling, in which cycle time reduction and maximal production is achieved.

  • PDF

Dynamic release control policy for the semiconductor wafer fabrication lines

  • Lim, Il-Ho;Kim, Jongsoo
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1995.04a
    • /
    • pp.939-954
    • /
    • 1995
  • We propose a policy for controlling the release of raw wafers into the semiconductor wafer fabrication lines. The proposed policy exploits up-to-date factory floor information gathered by tracking systems used to calculate the time and amount of a new release to minimize mean flow times and mean tardiness while maintaining the maximum output rates of the system. Extensive computer experiments show that the proposed policy results in significant improvements for the same output rates compared to existing release rules.

  • PDF

Ink Jet Printing of Functional Materials

  • Canisius, Johannes;Brookes, Paul;Heckmeier, Michael;James, Mark;Mueller, David;Patterson, Katie
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1121-1124
    • /
    • 2007
  • Ink jet printing has been targeted as a key technology for OLED, TFT backplane and other organic semiconductor device fabrication. This presentation will concentrate on aspects of the IJ process, formulation design, jetting performance, interaction with the substrate and resultant printed device performance.

  • PDF