• Title/Summary/Keyword: Self-testing

Search Result 849, Processing Time 0.03 seconds

Design and Performance Analysis of Emulator for Standard Conformance Test of Active RFID

  • Song, Tae-Seung;Lee, Wang-Sang;Kim, Tae-Yeon;Lyou, Joon
    • ETRI Journal
    • /
    • v.31 no.4
    • /
    • pp.376-386
    • /
    • 2009
  • An active radio frequency identification (RFID) system has the advantages of a long identification distance and a good identification rate, overcoming passive RFID drawbacks. Therefore, interest in the development of active RFID systems has been gradually increasing in areas of harbor logistics and national defense. However, some identification failures between active RFID systems developed under the same standards have been reported, presumably due to a lack of development of accurate evaluation methods and test equipment. We present a realization of the hardware and software of an emulator to evaluate the standard conformance of an active RFID system in a fully anechoic chamber. The performance levels of the designed emulator are analyzed using Matlab/Simulink simulations, and the applicability of the emulator is verified by evaluating the standard conformance of a real active RFID tag. Finally, we propose a new evaluation method by incorporating a self-running test mode environment into the RFID tags to reduce testing time and increase testing accuracy. The application of the suggested method to actual tags improves measurement uncertainty by 0.56 dB over that obtained using existing methods.

Simultaneous Static Testing of A/D and D/A Converters Using a Built-in Structure

  • Kim, Incheol;Jang, Jaewon;Son, HyeonUk;Park, Jaeseok;Kang, Sungho
    • ETRI Journal
    • /
    • v.35 no.1
    • /
    • pp.109-119
    • /
    • 2013
  • Static testing of analog-to-digital (A/D) and digital-to-analog (D/A) converters becomes more difficult when they are embedded in a system on chip. Built-in self-test (BIST) reduces the need for external support for testing. This paper proposes a new static BIST structure for testing both A/D and D/A converters. By sharing test circuitry, the proposed BIST reduces the hardware overhead. Furthermore, test time can also be reduced using the simultaneous test strategy of the proposed BIST. The proposed method can be applied in various A/D and D/A converter resolutions and analog signal swing ranges. Simulation results are presented to validate the proposed method by showing how linearity errors are detected in different situations.

Relevant Variables of Children's Self-Esteem: Analysis of the Causal Model (아동의 자아존중감 관련변인의 인과모형 분석)

  • Kim, Moon Hae;Kang, Moon Hee
    • Korean Journal of Child Studies
    • /
    • v.20 no.4
    • /
    • pp.195-211
    • /
    • 1999
  • This study investigated developmental trends and sex differences in the relation between children's self-esteem and relevant variables by proposing and testing the causal model. The 763 children who participated in the study were 3rd, 5th, and 7th grade students. Major findings were that physical appearance was the most powerful determinant of self-esteem. Students with high self-esteem were more learning oriented, used more motivational behaviors and had higher academic achievement. The findings from this analysis of the causal model revealed remarkable developmental differentiation and stability.

  • PDF

Threat Analysis based Software Security Testing for preventing the Attacks to Incapacitate Security Features of Information Security Systems (보안기능의 무력화 공격을 예방하기 위한 위협분석 기반 소프트웨어 보안 테스팅)

  • Kim, Dongjin;Jeong, Youn-Sik;Yun, Gwangyeul;Yoo, Haeyoung;Cho, Seong-Je;Kim, Giyoun;Lee, Jinyoung;Kim, Hong-Geun;Lee, Taeseung;Lim, Jae-Myung;Won, Dongho
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.22 no.5
    • /
    • pp.1191-1204
    • /
    • 2012
  • As attackers try to paralyze information security systems, many researchers have investigated security testing to analyze vulnerabilities of information security products. Penetration testing, a critical step in the development of any secure product, is the practice of testing a computer systems to find vulnerabilities that an attacker could exploit. Security testing like penetration testing includes gathering information about the target before the test, identifying possible entry points, attempting to break in and reporting back the findings. Therefore, to obtain maximum generality, re-usability and efficiency is very useful for efficient security testing and vulnerability hunting activities. In this paper, we propose a threat analysis based software security testing technique for evaluating that the security functionality of target products provides the properties of self-protection and non-bypassability in order to respond to attacks to incapacitate or bypass the security features of the target products. We conduct a security threat analysis to identify vulnerabilities and establish a testing strategy according to software modules and security features/functions of the target products after threat analysis to improve re-usability and efficiency of software security testing. The proposed technique consists of threat analysis and classification, selection of right strategy for security testing, and security testing. We demonstrate our technique can systematically evaluate the strength of security systems by analyzing case studies and performing security tests.

Fast built-in current sensor for $\textrm{I}_{DDQ}$ testing ($\textrm{I}_{DDQ}$ 테스팅을 위한 빠른 재장형 전류감지기)

  • 임창용;김동욱
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.811-814
    • /
    • 1998
  • REcent research about current testing($\textrm{I}_{DDQ}$ testing) has been emphasizing that $\textrm{I}_{DDQ}$ testing in addition to the logical voltage testing is necessary to increase the fault coverage. The $\textrm{I}_{DDQ}$. testing can detect physical faults other than the classical stuck-at type fault, which affect reliability. One of the most critical issues in the $\textrm{I}_{DDQ}$ testing is to insert a built-in current sensor (BICS) that can detect abnormal static currents from the power supply or to the ground. This paper presents a new BICS for internal current testing for large CMOS logic circuits. The proposed BICS uses a single phase clock to minimize the hardware overhead. It detects faulty current flowing and converts it into a corresponding logic voltage level to make converts it into a corresponding logic voltage level to make it possible to use the conventional voltage testing techniqeus. By using current mirroring technique, the proposed BICS can work at very high speed. Because the proposed BICS almost does not affects normal operation of CUT(circuit under test), it can be used to a very large circuit without circuit partitioning. By altenating the operational modes, a circuit can be $\textrm{I}_{DDQ}$-tested as a kind of self-testing fashion by using the proposed BICS.

  • PDF

Factors Predicting Fecal Occult Blood Testing among Residents of Bushehr, Iran, Based on the Health Belief Model

  • Dashdebi, Kamel Ghobadi;Noroozi, Azita;Tahmasebi, Rahim
    • Asian Pacific Journal of Cancer Prevention
    • /
    • v.17 no.sup3
    • /
    • pp.17-22
    • /
    • 2016
  • Colorectal cancer is a major cause of mortality worldwide. Fecal occult blood testing has proven a very effective screening tool for early detection and mortality reduction. The aim of this study was to determine predictors factors related to fecal occult blood testing using the Health Belief Model method among residents of Bushehr, Iran. A cross sectional study was performed on a sample of 600 men and women more than 50 years of age. The sample was selected by a convenience method from patients referred to public and private laboratories throughout the city. Each subject filled out a questionnaire which was designed and developed based on Health Belief Model constructs. Statistical analysis was conducted using ANOVA, T-test, chi-square test, and logistic regression. Fecal occult blood tests were performed on 179 (29.8%) out of 600 subjects, of which 95 patients (58.1%) did a periodic examination test and 84 patients (46.9%) had a doctor's advice for testing. According to the logistic regression model, the perceived barriers (P=0.0, Exp(B)= 0.3), perceived benefits (P<0.01, Exp(B)= 1.9) and self-efficacy (P<0.01, Exp(B)= 1.6) were predictive factors related to occult blood testing among subjects. The results showed that reducing people's perception of barriers to testing, increasing perceived benefits of screening, and reinforcing self efficacy can have major effect in increasing the rate of fecal occult blood screening for colorectal cancer prevention.

The multi-axial testing system for earthquake engineering researches

  • Lin, Te-Hung;Chen, Pei-Ching;Lin, Ker-Chun
    • Earthquakes and Structures
    • /
    • v.13 no.2
    • /
    • pp.165-176
    • /
    • 2017
  • Multi-Axial Testing System (MATS) is a 6-DOF loading system located at National Center for Research on Earthquake Engineering (NCREE) in Taiwan for advanced seismic testing of structural components or sub-assemblages. MATS was designed and constructed for a large variety of structural testing, especially for the specimens that require to be subjected to vertical and longitudinal loading simultaneously, such as reinforced concrete columns and lead rubber bearings. Functionally, MATS consists of a high strength self-reacting frame, a rigid platen, and a large number of servo-hydraulic actuators. The high strength self-reacting frame is composed of two post-tensioned A-shape reinforced concrete frames interconnected by a steel-and-concrete composite cross beam and a reinforced concrete reacting base. The specimen can be anchored between the top cross beam and the bottom rigid platen within a 5-meter high and 3.25-meter wide clear space. In addition to the longitudinal horizontal actuators that can be installed for various configurations, a total number of 13 servo-hydraulic actuators are connected to the rigid platen. Degree-of-freedom control of the rigid platen can be achieved by driving these actuators commanded by a digital controller. The specification and information of MATS in detail are described in this paper, providing the users with a technical point of view on the design, application, and limitation of MATS. Finally, future potential application employing advanced experimental technology is also presented in this paper.

Effect of moisture and drying time on the bond strength of the one-step self-etching adhesive system

  • Lee, Yoon;Park, Jeong-Won
    • Restorative Dentistry and Endodontics
    • /
    • v.37 no.3
    • /
    • pp.155-159
    • /
    • 2012
  • Objectives: To investigate the effect of dentin moisture degree and air-drying time on dentin-bond strength of two different one-step self-etching adhesive systems. Materials and Methods: Twenty-four human third molars were used for microtensile bond strength testing of G-Bond and Clearfil $S^3$ Bond. The dentin surface was either blot-dried or air-dried before applying these adhesive agents. After application of the adhesive agent, three different air drying times were evaluated: 1, 5, and 10 sec. Composite resin was build up to 4 mm thickness and light cured for 40 sec with 2 separate layers. Then the tooth was sectioned and trimmed to measure the microtensile bond strength using a universal testing machine. The measured bond strengths were analyzed with three-way ANOVA and regression analysis was done (p = 0.05). Results: All three factors, materials, dentin wetness and air drying time, showed significant effect on the microtensile bond strength. Clearfil $S^3$ Bond, dry dentin surface and 10 sec air drying time showed higher bond strength. Conclusions: Within the limitation of this experiment, air drying time after the application of the one-step self-etching adhesive agent was the most significant factor affecting the bond strength, followed by the material difference and dentin moisture before applying the adhesive agent.

Do universal adhesives promote bonding to dentin? A systematic review and meta-analysis

  • Elkaffas, Ali. A.;Hamama, Hamdi H.H.;Mahmoud, Salah H.
    • Restorative Dentistry and Endodontics
    • /
    • v.43 no.3
    • /
    • pp.29.1-29.13
    • /
    • 2018
  • Objectives: The aims of this study were to conduct a systematic review of the microtensile bond strength (${\mu}TBS$) of multi-mode adhesives to dentin and to perform a meta-analysis to assess the significance of differences in the ${\mu}TBS$ of one of the most commonly used universal adhesives (Scotchbond Universal, 3M ESPE) depending on whether the etch-and-rinse or self-etch mode was used. Materials and Methods: An electronic search was performed of MEDLINE/PubMed, ScienceDirect, and EBSCOhost. Laboratory studies that evaluated the ${\mu}TBS$ of multi-mode adhesives to dentin using either the etch-and-rinse or self-etch mode were selected. A meta-analysis was conducted of the reviewed studies to quantify the differences in the ${\mu}TBS$ of Scotchbond Universal adhesive. Results: Only 10 studies fulfilled the inclusion criteria for the systematic review. Extensive variation was found in the restorative materials, testing methodologies, and failure mode in the reviewed articles. Furthermore, variation was also observed in the dimensions of the microtensile testing beams. The meta-analysis showed no statistically significant difference between the etch-and-rinse and self-etch modes for Scotchbond Universal adhesive (p > 0.05). Conclusions: Multi-mode 'universal' adhesives can achieve substantial bonding to dentin, regardless of the used modes (either etch-and-rinse or self-etch).

Design of BIST Circuits for Test Algorithms Using VHDL (VHDL을 이용한 테스트 알고리즘의 BIST 회로 설계)

  • 배성환;신상근;김대익;이창기;전병실
    • The Journal of the Acoustical Society of Korea
    • /
    • v.18 no.1
    • /
    • pp.67-71
    • /
    • 1999
  • In this paper, we design circuits embedded in memory chip which perform memory testing algorithms using BIST scheme to reduce testing time and cost for testing. In order to implement circuits for MSCAN, Marching and checkerboard test algorithms, which have widely used in memory testing, we survey structure of the BIST circuits and describe each block of BIST circuits by using VHDL. Thereafter, We verify behavior of each VHDL coding block and extract BIST circuits for target testing algorithms by CAD tool for simulation and synthesis. Extracted circuits have very low area overhead.

  • PDF