• 센서학회지
• /
• 제26권2호
• /
• pp.79-84
• /
• 2017

The drain current of the SB MOSFET was analytically modeled by an equation composed of thermionic emission and tunneling with consideration of the image force lowering. The depletion region electron concentration was used to model the channel electron concentration for the tunneling current. The Schottky barrier width is dependent on the channel electron concentration. The drain current is changed by the gate oxide thickness and Schottky barrier height, but it is hardly changed by the doping concentration. For a GaN SB MOSFET with ITO source and drain electrodes, the calculated threshold voltage was 3.5 V which was similar to the measured value of 3.75 V and the calculated drain current was 1.2 times higher than the measured.

• ETRI Journal
• /
• 제24권6호
• /
• pp.455-461
• /
• 2002

This paper reports on estimating the Schottky barrier height of small contacts using a thermionic-field emission model. Our results indicate that the logarithmic plot of the current as a function of bias voltage across the Schottky diode gives a linear relationship, while the plot as a function of the total applied voltage across a metal-silicon contact gives a parabolic relationship. The Schottky barrier height is extracted from the slope of the linear line resulting from the logarithmic plot of current versus bias voltage across the Schottky diode. The result reveals that the barrier height decreases from 0.6 eV to 0.49 eV when the thickness of the barrier metal is increased from 500 ${\AA}$ to 900 ${\AA}$. The extracted impurity concentration at the contact interface changes slightly with different Ti thicknesses with its maximum value at about $2.9{\times}10^{20}\;cm^{-3}$, which agrees well with the results from secondary ion mass spectroscopy (SIMS) measurements.

• Transactions on Electrical and Electronic Materials
• /
• 제15권6호
• /
• pp.324-327
• /
• 2014

Germanium (Ge) is a promising material for next generation nanoelectronics and multiple junction solar cells. This work investigated the electrical properties in Cu/p-type Ge Schottky diodes, using current-voltage (I-V) measurements. The Schottky barrier heights were 0.66, 0.59, and 0.70 eV from the forward ln(I)-V, Cheung, and Norde methods, respectively. The ideality factors were 1.92 and 1.78 from the forward ln(I)-V method and Cheung method, respectively. Such high ideality factor could be associated with the presence of an interfacial layer and interface states at the Cu/p-Ge interface. The reverse-biased current transport was dominated by the Poole-Frenkel emission rather than the Schottky emission.

• Transactions on Electrical and Electronic Materials
• /
• 제16권5호
• /
• pp.285-289
• /
• 2015

We prepared silver Schottky contacts to O-polar and nonpolar m-plane bulk ZnO wafers. Then, by considering various transport models, we performed a comparative analysis of the current transport properties of Ag/bulk ZnO Schottky diodes, which were measured at 300, 200, and 100 K. The fitting of the forward bias current-voltage (I-V) characteristics revealed that the tunneling current is dominant as the transport component in both the samples. Compared to thermionic emission (TE), a stronger contribution of tunneling current was observed at low temperature. The reverse bias I-V characteristics were well fitted with the thermionic field emission (TFE) in both the samples. The presence of acceptor-like adsorbates, such as O₂ and H₂O, modulated the surface conductive state of ZnO, thereby affecting the tunneling effect. The degree of activation/passivation of acceptor-like adsorbates might be different in both the samples owing to their different surface morphologies and surface defects (e.g., oxygen vacancies).

• 한국전기전자재료학회논문지
• /
• 제13권5호
• /
• pp.365-370
• /
• 2000

Schottky contacts on n-In$\_$0.53//Ga$\_$0.47//As have been made by metal deposition on substrates cooled to a temperature of 77K. The current-voltage and capacitance-voltage characteristics showed that the Schottky diodes formed at low temperature had a much improved barrier height compared to those formed at room temperature. The Schottky barrier height ø$\_$B/ was found to be increased from 0.2eV to 0.6eV with Ag metal. The saturation current density of the low temperature diode was about 4 orders smaller than for the room temperature diode. A current transport mechanism dominated by thermionic emission over the barrier for the low temperature diode was found from current-voltage-temperature measurement. Deep level transient spectroscopy studies exhibited a bulk electron trap at E$\_$c/-0.23eV. The low temperature process appears to reduce metal induced surface damage and may form an MIS (metal-insulator-semiconductor)-like structure at the interface.

• 대한전자공학회논문지
• /
• 제27권3호
• /
• pp.101-107
• /
• 1990

본 논문에서 유한차분법을 이용하여 Pt-GaAs Schottky Barrier Diode(SBD)를 일차원으로 simulation하였다. 반도체의 지배방정식인 포아송 방정식(poisson equation)과 전류연속 방정식)current continuity equation)을 이산화 시킨 다음 Newton-Raphson 방법으로 선형화시켜서 가우스 소거법으로 해가 수렴할 때까지 반복적으로 풀었다. 이 SBD의 해석에 필요한 경계조건은 열전자방출-확산이론(thermionic emission-diffusion theory)으로부터 Schottky Barrier의 경계조건을 취하였다. 에피층을 갖는 SBD를 모델링하여 인가전압에 따른 다이오드에서의 전위와 전자의 분포를 simulation 하였다. 전위에 따라 변하는 접속층을 고려하여 실험치와 잘 일치하는 결과를 얻었다.

• Transactions on Electrical and Electronic Materials
• /
• 제17권2호
• /
• pp.113-117
• /
• 2016

Temperature dependent reverse-bias current-voltage (I-V) characteristics in Cu Schottky contacts to oxygen plasma treated n-InP were investigated. For untreated sample, current transport mechanisms at low and high temperatures were explained by thermionic emission (TE) and TE combined with barrier lowering, respectively. For plasma treated sample, experimental I-V data were explained by TE or TE combined with barrier lowering models at low and high temperatures. However, the current transport was explained by a thermionic field emission (TFE) model at intermediate temperatures. From X-ray photoemission spectroscopy (XPS) measurements, phosphorus vacancies (VP) were suggested to be generated after oxygen plasma treatment. V_P possibly involves defects contributing to the current transport at intermediate temperatures. Therefore, minimizing the generation of these defects after oxygen plasma treatment is required to reduce the reverse-bias leakage current.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1998년도 춘계학술대회 논문집
• /
• pp.223-226
• /
• 1998

In this paper, we have investigated how morphology and electrical properties in Polyphenylene sulfide(PPS) are changed by uniaxial elongation. XRD pattern shows that interplanar distance and crystallinities are decreased by increasing elongation ratio. Electrical conduction mechanism of PPS is explained as schottky emission from analysis of electrical current. The electrical current is decreased by increasing elongation ratio. The conductivity is changed remarkably above the glass transition temperature around $(82^{\circ}C)$. The band gap of PPS is evaluated as 3.9-4(eV) from the results of photoconductivity. Increarnent of elongation ratio gives us some information about deep trap formation from photocurrent.

• 한국전기전자재료학회논문지
• /
• 제11권10호
• /
• pp.763-767
• /
• 1998

In this paper, it is investigated how the morphology and electrical properties in Polyphenylene Sulfide(PPS) changed by uniaxial elongation. XRD(X-ray diffraction) pattern shows that interplanar distance and crystallinities are decreased by increasing elongation ratio. electrical conduction mechanism of PPS is explained as Schottky emission mechanism. the electrical current is decreased by increasing elongation ratio. The conductivity is changed considerably above the glass transition temperature around 82(>$^{\circ}C$). The band gap of PPS is evaluated as 3.7~4(eV)

• 대한전자공학회논문지SD
• /
• 제46권4호
• /
• pp.21-27
• /
• 2009

본 연구에서는 고온에서 Schottky barrier SOI nMOS 및 pMOS의 전류-전압 특성을 분석하기 위해서 Er 실리사이드를 갖는 SB-SOI nMOSFET와 Pt 실리사이드를 갖는 SB-SOI pMOSFET를 제작하였다. 게이트 전압에 따른 SB-SOI nMOS 및 pMOS의 주된 전류 전도 메카니즘을 온도에 따른 드레인 전류 측정 결과를 이용하여 설명하였다. 낮은 게이트 전압에서는 온도에 따라 열전자 방출 및 터널링 전류가 증가하므로 드레인 전류가 증가하고 높은 게이트 전압에서는 드리프트 전류가 감소하여 드레인 전류가 감소하였다. 고온에서 ON 전류가 증가하지만 드레인으로부터 채널영역으로의 터널링 전류 증가로 OFF 전류가 더 많이 증가하게 되므로 ON/OFF 전류비는 감소함을 알 수 있었다. 그리고 SOI 소자나 bulk MOSFET 소자에 비해 SB-SOI nMOS 및 pMOS의 온도에 따른 문턱전압 변화는 작았고 subthreshold swing은 증가하였다.