• Title/Summary/Keyword: SW Optimization

Search Result 82, Processing Time 0.027 seconds

Optimization of H.264 Decoder Software Module for PC-based T-DMB Receivers (PC 기반 지상파 DMB수신기를 위한 H.264복호 SW모듈)

  • Youn Dong-hwan;Kim Yong Han
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2004.11a
    • /
    • pp.103-106
    • /
    • 2004
  • 본 논문에서는 PC 기반 지상파 DMB(Terrestrial Digital Multimedia Broadcasting, T-DMB) 수신기를 위한 SW 최적화에 대해 설명한다. 이 수신기는 PC 외부에 지상파 DMB 신호를 안테나로 수신하여 복조하고 채널 복호하는 프론트 엔드(front-end) 수신 모듈을 이용, USB를 통하여 RS(Reed-Solomon) 부호화된 MPEG-2 TS(Transport Stream) 데이터를 읽어 들여 RS 복호, TS 역다중화, 비디오 복호, 오디오 복호 등의 SW 처리 과정을 거쳐 디스플레이 상에 수신 내용을 표시하게 된다. 본 논문에서는 저사양 PC에서도 T-DMB를 수신할 수 있도록 H.264/MPEG-4 AVC(Advanced Video Coding) 복호 과정을 최적화한 결과에 대해 설명한다.

  • PDF

A Study on the Trajectory Optimization and Algorithm of a Walking Robot Using Jansen Mechanism (얀센 메커니즘을 활용한 보행로봇의 궤적 최적화 및 알고리즘 연구)

  • Kim, Su-Ho;Choe, Gang-Ta
    • Proceeding of EDISON Challenge
    • /
    • 2017.03a
    • /
    • pp.548-552
    • /
    • 2017
  • 본 논문에서는 얀센 메커니즘을 활용한 보행 로봇의 궤적을 최적화 하기 위한 알고리즘을 연구하였다. 궤적의 최적화 목표는 지면에 닿는 시간이 길고 지면에 평행하며 빠른 이동을 위해 넓은 보폭을 생성 하는 것으로 두었다. 초기 값은 Edison design의 m.sketch를 사용하여 결정하였고 최적화 과정에서는 MATLAB을 사용하였으며 가능한 빠른 계산이 가능한 것에 초점을 두고 알고리즘을 작성하였다. 최적화된 결과 값에서는 지면에 닿는 궤적의 범위와 보폭의 크기, 궤적의 높이가 가장 큰 값을 결정하였다.

  • PDF

Co-rotational Plane Beam-Dynamic Tip Load를 이용한 Drone Single Arm 최적 설계

  • Park, Seon-Hu;Lee, Sang-Gu;Sin, Sang-Jun
    • Proceeding of EDISON Challenge
    • /
    • 2017.03a
    • /
    • pp.290-303
    • /
    • 2017
  • This paper aims to build a drone platform based on an optimum design of its single arm. We assumed its single arm as a cantilevered beam with a tip mass. Based on the numerical optimization theory, we conducted validation and optimization of a new design by comparing the results with the similar ones obtained by ANSYS. Finally, this design is reflected in the control simulation, and the requirement of an optimum structural design considering the resonance situation is demonstrated.

  • PDF

Optimization of Carr's Automotive Aerodynamic Underbody Drag Coefficient Using Genetic Algorithm (유전 알고리즘을 이용한 Carr의 차량 하체 공력계수 최적화)

  • Kim, Ki Hyuk;Lee, Tea Sup
    • Proceeding of EDISON Challenge
    • /
    • 2015.03a
    • /
    • pp.518-520
    • /
    • 2015
  • Automotive aerodynamic drag coefficient is important variable for vehicle's driving performance and fuel economy. In this research, we applied genetic algorithm to determine the geometrical figure which can optimize Carr's automotive aerodynamic underbody coefficient. And it's verified by previous research.

  • PDF

Janssen mechanism leg walking robot development and optimization (얀센 메커니즘의 다리 보행 로봇 개발 및 최적화.)

  • Kim, Hyuk;Moon, Yea Chol
    • Proceeding of EDISON Challenge
    • /
    • 2016.03a
    • /
    • pp.417-423
    • /
    • 2016
  • Develop a leg walking robot mechanisms with Janssen. Development item increases as the moving speed through the weight to set the leg to walk stably. The material is used the metal material was later used to produce a plastic using a 3D printer developed a walking robot with stable and lightweight material.

  • PDF

Wire Optimization and Delay Reduction for High-Performance on-Chip Interconnection in GALS Systems

  • Oh, Myeong-Hoon;Kim, Young Woo;Kim, Hag Young;Kim, Young-Kyun;Kim, Jin-Sung
    • ETRI Journal
    • /
    • v.39 no.4
    • /
    • pp.582-591
    • /
    • 2017
  • To address the wire complexity problem in large-scale globally asynchronous, locally synchronous systems, a current-mode ternary encoding scheme was devised for a two-phase asynchronous protocol. However, for data transmission through a very long wire, few studies have been conducted on reducing the long propagation delay in current-mode circuits. Hence, this paper proposes a current steering logic (CSL) that is able to minimize the long delay for the devised current-mode ternary encoding scheme. The CSL creates pulse signals that charge or discharge the output signal in advance for a short period of time, and as a result, helps prevent a slack in the current signals. The encoder and decoder circuits employing the CSL are implemented using $0.25-{\mu}m$ CMOS technology. The results of an HSPICE simulation show that the normal and optimal mode operations of the CSL achieve a delay reduction of 11.8% and 28.1%, respectively, when compared to the original scheme for a 10-mm wire. They also reduce the power-delay product by 9.6% and 22.5%, respectively, at a data rate of 100 Mb/s for the same wire length.

풍력 블레이드의 전단 웹 모양의 최적화를 위한 구조 해석에 대한 연구

  • Kim, Jin-Myeong;Song, Seong-Il
    • Proceeding of EDISON Challenge
    • /
    • 2015.03a
    • /
    • pp.217-222
    • /
    • 2015
  • In this paper, a study was conducted for the optimization through shear web of shape the Edison program in wind power blade. We measured the displacement and stress distribution through two optimization methods to select the model with the smallest displacement and stress values. Before running the analysis, We try to find the inflection point through the shear web of the model and then analyze by introducing the geometric nonlinearity. The first optimization variables are introduced by the pitch angle and three web shapes. Third model such a honeycomb structure is good way to get an advantage for bending test. According to a method of previous optimization, third model is chosen and then the thickness of the web and blade as a variable is introduced, it is extracted as a result of displacement and the maximum stress per mass.

  • PDF

Digital Twin-Based Communication Optimization Method for Mission Validation of Swarm Robot (군집 로봇의 임무 검증 지원을 위한 디지털 트윈 기반 통신 최적화 기법)

  • Gwanhyeok, Kim;Hanjin, Kim;Junhyung, Kwon;Beomsu, Ha;Seok Haeng, Huh;Jee Hoon, Koo;Ho Jung, Sohn;Won-Tae, Kim
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.12 no.1
    • /
    • pp.9-16
    • /
    • 2023
  • Robots are expected to expand their scope of application to the military field and take on important missions such as surveillance and enemy detection in the coming future warfare. Swarm robots can perform tasks that are difficult or time-consuming for a single robot to be performed more efficiently due to the advantage of having multiple robots. Swarm robots require mutual recognition and collaboration. So they send and receive vast amounts of data, making it increasingly difficult to verify SW. Hardware-in-the-loop simulation used to increase the reliability of mission verification enables SW verification of complex swarm robots, but the amount of verification data exchanged between the HILS device and the simulator increases exponentially according to the number of systems to be verified. So communication overload may occur. In this paper, we propose a digital twin-based communication optimization technique to solve the communication overload problem that occurs in mission verification of swarm robots. Under the proposed Digital Twin based Multi HILS Framework, Network DT can efficiently allocate network resources to each robot according to the mission scenario through the Network Controller algorithm, and can satisfy all sensor generation rates required by individual robots participating in the group. In addition, as a result of an experiment on packet loss rate, it was possible to reduce the packet loss rate from 15.7% to 0.2%.

A Multipurpose Design Framework for Hardware-Software Cosimulation of System-on-Chip (시스템-온-칩의 하드웨어-소프트웨어 통합 시뮬레이션을 위한 다목적 설계 프레임워크)

  • Joo, Young-Pyo;Yun, Duk-Young;Kim, Sung-Chan;Ha, Soon-Hoi
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.35 no.9_10
    • /
    • pp.485-496
    • /
    • 2008
  • As the complexity of SoC (System-on-Chip) design increases dramatically. traditional system performance analysis and verification methods based on RTL (Register Transfer Level) are no more valid for increasing time-to-market pressure. Therefore a new design methodology is desperately required for system verification in early design stages. and hardware software (HW-SW) cosimulation at TLM (Transaction Level Modeling) level has been researched widely for solving this problem. However, most of HW-SW cosimulators support few restricted ion levels only, which makes it difficult to integrate HW-SW cosimulators with different ion levels. To overcome this difficulty, this paper proposes a multipurpose framework for HW SW cosimulation to provide systematic SoC design flow starting from software application design. It supports various design techniques flexibly for each design step, and various HW-SW cosimulators. Since a platform design is possible independently of ion levels and description languages, it allows us to generate simulation models with various ion levels. We verified the proposed framework to model a commercial SoC platform based on an ARM9 processor. It was also proved that this framework could be used for the performance optimization of an MJPEG example up to 44% successfully.