• Title/Summary/Keyword: Ripple voltage

Search Result 738, Processing Time 0.027 seconds

A New DC Ripple-Voltage Suppression Scheme in Three Phase Buck Diode Rectifiers with Unity Power Factor (단위 역률을 갖는 3상 BUCK 다이오드 정류기에서의 새로운 DC 리플-전압 저감 기법)

  • Lee, Dong-Yun;Choy, Ick;Song, Joong-Ho;Choi, Ju-Yeop;Kim, Kwang-Bae;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.5 no.2
    • /
    • pp.154-162
    • /
    • 2000
  • A technique to suppress the low frequency ripple voltage of the DC output ${\gamma}$oltage in three-phase buck d diode rectifiers is presented in this paper. The proposed pulse frequency modulation method is employed to r regulate the output voltage of the buck diode rectifiers and guarantee zero-current switching of the switch over the Vvide load range. The pulse frequency control method used in tIns paper shows generally good p performance such as low THD of the input line current and unity power factor. In addition, the pulse f freιluency method can be effectively used to suppress the low frequency voltage ripple appeared in the dc output voltage. The proposed technique illustrates its validity and effectiveness through the respective s simulations and experiments.

  • PDF

DC-link Voltage Ripple Compensation Method for Single Phase 3-level PWM Converters (단상 3-레벨 PWM 컨버터를 위한 중성점 전압 변동 보상 기법)

  • Lee, Hee-Myun;Lee, Dong-Myung
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.27 no.4
    • /
    • pp.8-15
    • /
    • 2013
  • This paper proposes a DC-link voltage variation compensation method for a 3-level single phase converter for high-speed trains. Since 3-level NPC(Neutral Point Clamped) type converters have the split DC-link causing the inherent problem of voltage fluctuations in the upper and lower capacitors, reducing the voltage difference between the top and bottom capacitors is required. In this paper, compensation time proportional to the voltage difference is added to PWM switching time to solve the voltage variation. The compensation time is obtained by a PI controller. Simulation results demonstrate the validity of the proposed method.

A New Inverter Topology for High Voltage and High Power Applications (고전압 대용량을 위한 새로운 인버터 토폴로지)

  • 김태훈;최세완;박기원;이왕하
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.52 no.2
    • /
    • pp.80-86
    • /
    • 2003
  • In this paper, a new three-phase voltage-source inverter topology for high voltage and high Power applications is proposed to improve the quality of output voltage waveform. A chain converter which is used as an auxiliary circuit generates a ripple voltage and injects it to the conventional 12-step inverter. Thus, the injection of the ripple voltage results in 36-step operation with a link and 60-step operation with two links. The proposed inverter is compared to the conventional multilevel inverter in the viewpoint of ratings of phase- shifting transformers, switching devices and capacitors employed. The proposed scheme is simple to control capacitor voltages compared to the conventional schems and is cost effective for high voltage and high power application over several tens of MVA. The proposed approach is validated through simulation, and the experimental results are provided from a 2KVA laboratory prototype.

A Novel Push-Pull Type Charge Pump Based on Voltage Doubler for LCD Drivers

  • Choi, Sung-Wook;Kwack, Kae-Dal
    • Journal of Information Display
    • /
    • v.9 no.2
    • /
    • pp.9-13
    • /
    • 2008
  • A novel push-pull voltage converter structure, using a switched capacitor type voltage doubler, is proposed. The circuit is constructed with a two-stage push-pull voltage doubler that has a stable operation with small output ripple. The two-stage voltage doubler creates the output voltage 4Vdd. The high clock signal is cross-coupled to the input of the second stage with the opposite phase to reduce two switching transistors and capacitors. Simulation results verify that even with a reduced number of transistor and capacitor, there is no circuit performance loss. Adding one capacitor and two switching transistors the circuit can be changed to eight times of Vdd maker.

Improvement of Output Voltage Waveforms by DC-Link Neutral Point Voltage Estimation for FSTPI (4스위치 3상 인버터의 직류 링크 중성점 전압 추정에 의한 출력전압 불평형 개선)

  • Kim, Jung-Hun;Jo, In-Cheol;Lee, Hong-Hee
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.9
    • /
    • pp.1741-1749
    • /
    • 2009
  • It is very important to maintain the balanced output voltage waveforms under the unbalanced DC-link voltages in the four-switch three-phase inverter(FSTPI). In this paper, the improvement of output voltage waveforms is proposed with the aid of DC-link voltage ripple estimation. The proposed method can be implemented without the additional voltage sensor. The proposed method applied to the permanent magnet synchronous motor (PMSM) is simulated and experimented in order to verify its feasibility.

PWM Variable Carrier Generating Method for OEW PMSM with Dual Inverter and Current Ripple Analysis according to Zero Vector Position (듀얼 인버터 개방 권선형 영구자석 동기 전동기 제어를 위한 PWM 가변 캐리어 생성법 및 영벡터 위치에 따른 전류 리플 분석)

  • Shim, Jae-Hoon;Choi, Hyeon-Gyu;Ha, Jung-Ik
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.4
    • /
    • pp.279-285
    • /
    • 2020
  • An open-end winding (OEW) permanent magnet synchronous motor with dual inverters can synthesize large voltages for a motor with the same DC link voltage. This ability has the advantage of reducing the use of DC/DC boost converters or high voltage batteries. However, zero-sequence voltage (ZSV), which is caused by the difference in the combined voltage between the primary and secondary inverters, can generate a zero-sequence current (ZSC) that increases system losses. Among the methods for eliminating this phenomenon, combining voltage vector eliminated ZSV cannot be accomplished by the conventional Pulse Width Modulation(PWM) method. In this study, a PWM carrier generation method using functionalization to generate a switching pattern to suppress ZSC is proposed and applied to analyze the control influence of the center-zero vector in the switching sequence about the current ripple.

Filter Design for Utility Interactive Inverters using Single-Phase Half-Bridge Topology (단상하프브릿지 구조를 갖는 계통연계형 인버터의 필터인덕터 설계)

  • Kim, Hyo-Sung
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.5
    • /
    • pp.364-371
    • /
    • 2007
  • This paper deals with filter design for utility-interactive voltage-sourced PWM inverters built by single-phase half-bridge topology. By analyzing the relation between utility voltage and the ac output voltage of single-phase half-bridge inverters, the instantaneous voltage applied on the filter inductor is deduced qualitatively and quantitatively. Moreover, switching ripple current through the filter inductor is calculated from the filter inductor voltage. Based on the above mentioned analysis, filter design method is proposed by evaluating the percentage of the switching ripple current against the rated fundamental current. Proposed filter design method is verified by simulation and experiment.

High Performance Charge Pump Converter with Integrated CMOS Feedback Circuit

  • Jeong, Hye-Im;Park, Jung-Woong;Choi, Ho-Yong;Kim, Nam-Soo
    • Transactions on Electrical and Electronic Materials
    • /
    • v.15 no.3
    • /
    • pp.139-143
    • /
    • 2014
  • In this paper, an integrated low-voltage control circuit is introduced for a charge pump DC-DC boost converter. By exploiting the advantage of the integration of the feedback control circuit within CMOS technology, the charge pump boost converter offers a low-current operation with small ripple voltage. The error amplifier, comparator, and oscillator in the control circuit are designed with the supply voltage of 3.3 V and the operating frequency of 1.6~5.5 MHz. The charge pump converter with the 4 or 8 pump stages is measured in simulation. The test in the $0.35{\mu}m$ CMOS process shows that the load current and ripple ratio are controlled under 1 mA and 2% respectively. The output-voltage is obtained from 4.8 ~ 8.5 V with the supply voltage of 3.3 V.

On DC-Side Impedance Frequency Characteristics Analysis and DC Voltage Ripple Prediction under Unbalanced Conditions for MMC-HVDC System Based on Maximum Modulation Index

  • Liu, Yiqi;Chen, Qichao;Li, Ningning;Xie, Bing;Wang, Jianze;Ji, Yanchao
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.319-328
    • /
    • 2016
  • In this study, we first briefly introduce the effect of circulating current control on the modulation signal of a modular multilevel converter (MMC). The maximum modulation index is also theoretically derived. According to the optimal modulation index analysis and the model in the continuous domain, different DC-side output impedance equivalent models of MMC with/without compensating component are derived. The DC-side impedance of MMC inverter station can be regarded as a series xR + yL + zC branch in both cases. The compensating component of the maximum modulation index is also related to the DC equivalent impedance with circulating current control. The frequency characteristic of impedance for MMC, which is observed from its DC side, is analyzed. Finally, this study investigates the prediction of the DC voltage ripple transfer between two-terminal MMC high-voltage direct current systems under unbalanced conditions. The rationality and accuracy of the impedance model are verified through MATLAB/Simulink simulations and experimental results.

Filter Design for Utility Interactive Inverters using Single-phase Full-bridge Topology (단상풀브릿지 구조를 갖는 계통연계형 인버터의 필터인덕터 설계)

  • Kim, Hyo-Sung
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.4
    • /
    • pp.346-353
    • /
    • 2007
  • This paper deals with filter design for utility-interactive voltage-sourced PWM inverters built by single-phase full-bridge topology By analyzing the relation between utility voltage and the ac output voltage of single-phase half-bridge inverters, the instantaneous voltage applied on the filter inductor is deduced qualitatively and quantitatively. Moreover, switching ripple current through the filter inductor is calculated from the filter inductor voltage. Based on the above mentioned analysis, filter design method is proposed by evaluating the percentage of the switching ripple current against the rated fundamental current. Proposed filter design method is verified by simulation and experiment.