• Title/Summary/Keyword: Reconfigurability

Search Result 66, Processing Time 0.025 seconds

SystemVerilog-based Verification Environment using SystemC Constructs (SystemC 구성요소를 이용한 SystemVerilog 기반 검증환경)

  • Oh, Young-Jin;Song, Gi-Yong
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.12 no.4
    • /
    • pp.309-314
    • /
    • 2011
  • As a system becomes more complex, a design relies more heavily on a methodology based on high-level abstraction and functional verification. SystemVerilog includes characteristics of hardware design language and verification language in the form of extensions to the Verilog HDL. However, the OOP of System Veri log does not allow multiple inheritance. In this paper, we propose adoption of SystemC to introduce multiple inheritance. After being created, a SystemC unit is combined with a SystemVerilog-based verification environment using SystemVerilog DPI and ModelSim macro. Employing multiple inheritance of SystemC makes a design of a verification environment simple and easy through source code reuse. Moreover, a verification environment including SysemC unit has a benefit of reconfigurability due to OOP.

A Reconfigurable Analog Front-end Integrated Circuit for Medical Ultrasound Imaging Systems (초음파 의료 영상 시스템을 위한 재구성 가능한 아날로그 집적회로)

  • Cha, Hyouk-Kyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.12
    • /
    • pp.66-71
    • /
    • 2014
  • This paper presents an analog front-end integrated circuit (IC) for medical ultrasound imaging systems using standard $0.18-{\mu}m$ CMOS process. The proposed front-end circuit includes the transmit part which consists of 15-V high-voltage pulser operating at 2.6 MHz, and the receive part which consists of switch and a low-power low-noise preamplifier. Depending on the operation mode, the output driver in the transmit pulser can be reconfigured as the switch in the receive path and thus the area of the overall front-end IC is reduced by over 70% in comparison to previous work. The designed single-channel front-end prototype consumes less than $0.045mm^2$ of core area and can be utilized as a key building block in highly-integrated multi-array ultrasound medical imaging systems.

Exclusion zones for GNSS signals when reconfiguring receiver hardware in the presence of narrowband RFI

  • Balaei, Asghar T.;Dempster, Andrew G.;Barnes, Joel
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • v.2
    • /
    • pp.347-352
    • /
    • 2006
  • Narrowband interference can severely degrade the performance of GPS receivers. Detecting the presence of interference and then characterizing it can lead to its removal. Receivers can be reconfigured to focus on other signals or satellites that are less vulnerable to that interference at that moment. Using hardware reconfigurability of FPGA receivers and characterizing the effect of narrowband interference on the GNSS signal quality lead us to a new RFI mitigation technique in which the highest quality and less vulnerable signal can be chosen at each moment. In the previous work [1], the post processing capability of a software GPS receiver, has been used to detect and characterize the CW interference. This is achieved by passing the GPS signal and the interference through the correlator. Then, using the conventional definition of C/No as the squared mean of the correlator output divided by its variance, the actual C/No for each satellite is calculated. In this work, first the 'Exclusion zone' for each satellite signal has been defined and then by using some experiments the effects of different parameters like signal power, jamming power and the environmental noise power on the Exclusion zone have been analyzed. By monitoring the Doppler frequency of each satellite and using the actual C/No of each satellite using the traditional definition of C/No and actual data from a software GPS receiver, the decision to reconfigure the receiver to other signal can be made.

  • PDF

Synthesis of Shape Reconfigurable Janus Particles by External pH Stimuli (산세기 조절을 통해 모양 변형이 가능한 야누스 입자의 제조)

  • Eom, Naye;Kim, Jongmin;Kang, Sung-Min;Lee, Chang-Soo
    • Clean Technology
    • /
    • v.20 no.3
    • /
    • pp.226-231
    • /
    • 2014
  • This study presents a micromolding for the synthesis of Janus particles with reconfigurable shape by pH stimuli. First, we use acrylic acid (AA) as pH responsive monomer in the hydrophilic part and trimethylolpropane triacylate (TMPTA) in the hydrophobic part, respectively. The change of acidity in solvent induces the swelling of hydrophilic part in the Janus particles. The pH-responsive Janus particles show different swelling ratio of hydrophilic part in according to composition of acrylic acid in diverse range (0-70% v/v) and pH (3-11). As the concentration of acrylic acid in the hydrophilic part and environmental pH increase, the hydrophilic part in the Janus particles is proportionally swelled. Second, we fabricate novel type of Janus particles with two different hydrophilicities. As a proof of concept, we have applied acrylic acid (AA) and 2-(dimethylamino)ethyl methacrylate (DAEMA) into each part because the monomers provide reverse responsive activity. As expected, these Janus particles show different shape anisotropies with reconfigurable property in accordance with the polarity of each part at same acidity of environmental solvent. We envision that the stimuli responsive Janus particles have a wide application from fundamental science to diagnostic apparatus.

Design and Performance of a Direct RF Sampling Receiver for Simultaneous Reception of Multiband GNSS Signals (다중대역 GNSS 신호 동시 수신을 위한 직접 RF 표본화 수신기 설계 및 성능)

  • Choi, Jong-Won;Seo, Bo-Seok
    • Journal of Broadcast Engineering
    • /
    • v.21 no.5
    • /
    • pp.803-815
    • /
    • 2016
  • In this paper, we design a direct radio frequency (RF) sampling receiver for multiband GNSS signals and demonstrate its performance. The direct RF sampling is a technique that does not use an analog mixer, but samples the passband signal directly, and all receiver processes are done in digital domain, whereas the conventional intermediate frequency (IF) receiver samples the IF band signals. In contrast to the IF sampling receiver, the RF sampling receiver is less complex in hardware, reconfigurable, and simultaneously converts multiband signals to digital signals with an analog-to-digital (AD) converter. The reconfigurability and simultaneous reception are very important in military applications where rapid change to other system is needed when a system is jammed by an enemy. For simultaneous reception of multiband signals, the sampling frequency should be selected with caution by considering the carrier frequencies, bandwidths, desired intermediate frequencies, and guard bands. In this paper, we select a sampling frequency and design a direct RF sampling receiver to receive multiband global navigation satellite system (GNSS) signals such as GPS L1, GLONASS G1 and G2 signals. The receiver is implemented with a commercial AD converter and software. The receiver performance is demonstrated by receiving the real signals.

Implementing Finite State Machine Based Operating System for Wireless Sensor Nodes (무선 센서 노드를 위한 FSM 기반 운영체제의 구현)

  • Ha, Seung-Hyun;Kim, Tae-Hyung
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.16 no.2
    • /
    • pp.85-97
    • /
    • 2011
  • Wireless sensor networks have emerged as one of the key enabling technologies for ubiquitous computing since wireless intelligent sensor nodes connected by short range communication media serve as a smart intermediary between physical objects and people in ubiquitous computing environment. We recognize the wireless sensor network as a massively distributed and deeply embedded system. Such systems require concurrent and asynchronous event handling as a distributed system and resource-consciousness as an embedded system. Since the operating environment and architecture of wireless sensor networks, with the seemingly conflicting requirements, poses unique design challenges and constraints to developers, we propose a very new operating system for sensor nodes based on finite state machine. In this paper, we clarify the design goals reflected from the characteristics of sensor networks, and then present the heart of the design and implementation of a compact and efficient state-driven operating system, SenOS. We describe how SenOS can operate in an extremely resource constrained sensor node while providing the required reactivity and dynamic reconfigurability with low update cost. We also compare our experimental results after executing some benchmark programs on SenOS with those on TinyOS.