• Title/Summary/Keyword: RFID Front-End

Search Result 15, Processing Time 0.209 seconds

Design of Analog Circuits for 13.56MHz RFID Tags (13.56MHz RFID Tag용 아날로그 회로 설계)

  • Kim, Kyung-Hwan;Han, Sang-Soo;On, Sung-Hoon;Park, Ji-Man;Yu, Chong-Gun
    • Proceedings of the KIEE Conference
    • /
    • 2006.10c
    • /
    • pp.166-168
    • /
    • 2006
  • An analog front-end circuit for 13.56MHz ISO/IECl4443 type B compatible RFID tags was designed. The designed circuit includes a rectifier and regulator to generate a stable DC voltage from the RF signal, an over-voltage limiter to protect the circuit from high voltages, an ASK demodulator to extract the data transferred from reader to tag, and a load modulator to transfer data from tag to reader. The functionality of the designed circuit has been verified through simulations using 0.25um CMOS process parameters.

  • PDF

Design of a CMOS RFID transponder IC using a new damping circuit (새로운 감폭 회로를 사용한 CMOS RFID 트랜스폰더 IC 설계)

  • Park, Jong Tae;Yu, Jong Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.3
    • /
    • pp.57-57
    • /
    • 2001
  • 본 논문에서는 RFID를 위한 읽기 전용 CMOS 트랜스폰더를 one-chip으로 설계하였다. 리더에서 공급되는 자기장으로부터 트랜스폰더 칩의 전원을 공급하기 위한 전파정류기를 NMOS 트랜지스터를 사용하여 설계하였으며, 데이터 저장 소자로는 64비트의 ROM을 사용하였다. 메모리에 저장되어 있는 ID 코드는 Manchester 코딩되어 front-end 임피던스 변조 방식으로 리더에 전송된다. 임피던스 변조를 위한 감폭회로로는 리더와 트랜스폰더 사이의 거리가 변해도 일정한 감폭율을 갖는 새로운 감폭회로를 사용하였다. 설계된 회로는 0.65㎛ 2-poly, 2-metal CMOS 공정을 사용하여 IC로 제작되었다. 칩 면적은 0.9㎜×0.4㎜이다. 측정 결과 설계된 트랜스폰더 IC는 인식거리 내에서 약 20∼25%의 일정한 감폭율을 보이며, 125㎑의 RF에 대해 3.9kbps의 데이터 전송속도를 보인다. 트랜스폰더 칩의 전력소모는 읽기 모드시 약 100㎼이다. 인식거리는 약 7㎝이다.

Design of single-chip NFC transceiver (단일 칩 NFC 트랜시버의 설계)

  • Cho, Jung-Hyun;Kim, Shi-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.1
    • /
    • pp.68-75
    • /
    • 2007
  • A single chip NFC transceiver supporting not only NFC active and passive mode but also 13.56MHz RFID reader and tag mode was designed and fabricated. The proposed NFC transceiver can operate as a RFID tag even without external power supply which has dual antenna structure for initiator and target. The area increment due to additional target antenna is negligible because the target antenna is constructed by using a shielding layer of initiator antenna. The analog front end circuit of the proposed NFC transceiver consists of a transmitter and receiver of reader/writer block supporting NFC initiator or RFID reader mode, and a tag circuit for target of passive NFC mode or RFID tag mode. The maximum baud rate of the proposed NFC device is 212kbps by using UART serial interface. The chip has been designed and fabricated using a Magnachip's $0.35{\mu}m$ double poly 4-metal CMOS process, and the effective area of the chip is 2200um by 3600um.

Design of a compact coplanar waveguide-fed 2-element quasi-Yagi antenna (코플래너 도파관으로 급전되는 소형 2-소자 준-야기 안테나 설계)

  • Baek, Woon-Seok
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.12
    • /
    • pp.2199-2205
    • /
    • 2016
  • In this paper, a design method for a coplanar waveguide (CPW)-fed 2-element quasi-Yagi antenna (QYA) is studied. A balun between CPW and coplanar strip (CPS) which feeds a planar dipole is implemented by connecting the one end of ground strips in a CPW to a signal strip. The antenna size is reduced by bent strip dipole and reflector, and an integrated balun. The proposed antenna was designed for the operation in a UHF radio frequency identification (RFID) band of 902-928 MHz, and the effects of various parameters such as dipole length, reflector length, distance between dipole and reflector, feed position were examined. The antenna with a size of $90mm{\times}80mm$ was fabricated on an FR4 substrate, and the experiment results reveal a frequency band of 885-942 MHz for a voltage standing wave ratio < 2, a gain > 4.3 dBi, and a front-to-back ratio > 7 dB over the frequency band for the UHF RFID.

A Study on Performance Improvement of ConTracer Using Taguchi Method (다구찌법을 이용한 컨테이너화물 안전수송장치 ConTracer의 성능향상에 관한 연구)

  • Choi, Hyung-Rim;Kim, Jae-Joong;Kang, Moo-Hong;Shon, Jung-Rock;Shin, Joong-Jo;Lee, Ho-In;Kim, Gwang-Pil;Kim, Chae-Soo
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.14 no.2
    • /
    • pp.23-31
    • /
    • 2009
  • Since 9.11 terrorist attacks against the USA, the new paradigm for "supply chain security" has been established. And at the same time a lot of researches are being made on supply chain security by many foreign companies or research institutes. However, domestically the terms "supply chain security" themselves are not yet familiar, and the paradigm of security are not being used in the logistics, while little researches are being made on them But recently along with development of "ConTracer," a supply chain security technology, which is to be used as the equipment for container cargo transportation safety based on RF1D technology, related researches have begun to be activated. The key issues for the development of equipment for container transportation safety are to obtain both a high recognition rate and enough recognition distance. To this end, this study has tested the ConTracer (433 MHz type and 2.4 GHz type) by using Taguchi Method. According to our test results, in the case of 433 MHz type, it is a little more effective that the reader faces to the front-right side, and in the case of 2.4 GHz, reader direction does not make difference in the view of sensitivity. The test also has proved that it is better that antenna location, as expected, is to be installed on the outside for both types alike.