• Journal of Power Electronics
• /
• 제10권4호
• /
• pp.412-418
• /
• 2010

This paper proposes a new algorithm to generate a reference signal for an active power filter using a sliding-window FFT operation to improve the steady-state performance of the active power filter. In the proposed algorithm the sliding-window FFT operation is applied to the load current to generate the reference value for the compensating current. The magnitude and phase-angle for each order of harmonics are respectively averaged for 14 periods. Furthermore, the phase-angle delay for each order of harmonics passing through the controller is corrected in advance to improve the compensation performance. The steady-state and transient performance of the proposed algorithm was verified through computer simulations and experimental work with a hardware prototype. A single-phase active power filter with the proposed algorithm can offer a reduction in THD from 75% to 4% when it is applied to a non-linear load composed of a diode bridge and a RC circuit. The active power filter with the proposed reference generation method shows accurate harmonic compensation performance compared with previously developed methods, in which the THD of source current is higher than 5%.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• 제10권1호
• /
• pp.96-103
• /
• 2009

This paper presents a L3 mobile terminal platform of the mobile terminal system which is a subsystem of HMm(Hig-speed Mobile Multimedia) system, which layer 3 control protocols such as RC(Radio Control), SC(Session Control), MC(Mobility Control) and application services such as VOD, FTP, VoIP for a multimedia mobile terminal are implemented on. The hardware platform is based on PXA255 and supports various interfaces and multimedia devices, and under the platform, an embedded Linux generated by the self-maden cross-toolchain, L3 control protocols and application programs were installed. The operation of HMm system under the HMm testbed has shown that this platform successfully supported SIP services, web browsing services, streaming services and etc as well as call processing. It could be the reference of the upcoming Fourth-Generation mobile terminal which the multimedia functionality will be enforced.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• 제39권4호
• /
• pp.362-369
• /
• 2011

In this paper, vSLAM aided integrated navigation system is implemented and performance analysis of the system is completed via flight test. The system can suppress divergence of position error of INS only system by updating vSLAM correction information when temporary GPS signal outage occurs in bad radio condition. In the flight test, integrated hardware containing GPS, IMU and camera is loaded under RC electric helicopter. Performance of the integrated navigation system is verified by comparing estimated position of INS/vSLAM system with that of INS only system.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• 제11권3호
• /
• pp.23-32
• /
• 2001

Since the LILI-128 cipher is a clock-controlled keystream generator, the speed of the keystream data is degraded in a clock-synchronized hardware logic design. Basically, the clock-controlled $LFSR_d$ in the LILI-128 cipher requires a system clock that is 1 ~4 times higher. Therefore, if the same clock is selected, the system throughput of the data rate will be lowered. Accordingly, this paper proposes a 4-bit parallel $LFSR_d$, where each register bit includes four variable data routines for feed feedback of shifting within the $LFSR_d$ . Furthermore, the timing of the propose design is simulated using a $Max^+$plus II from the ALTERA Co., the logic circuit is implemented for an FPGA device (EPF10K20RC240-3), and the throughput stability is analyzed up to a late of 50 Mbps with a 50MHz system clock. (That is higher than the 73 late at 45 Mbps, plus the maximum delay routine in the proposed design was below 20ns.) Finally, we translate/simulate our FPGA/VHDL design to the Lucent ASIC device( LV160C, 0.13 $\mu\textrm{m}$ CMOS & 1.5v technology), and it could achieve a throughput of about 500 Mbps with a 0.13$\mu\textrm{m}$ semiconductor for the maximum path delay below 1.8ns.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• 제34권8A호
• /
• pp.640-647
• /
• 2009

IEEE 802.11i is an amendment to the original IEEE 802.11/b,a,g standard specifying security mechanism by stipulating RSNA for tighter security. The RSNA uses TKIP(Temporal Key Integrity Protocol) and CCMP(Counter with CBC-MAC Protocol) instead of old-fashioned WEP(Wired Equivalent Privacy) for data encryption. This paper describes a design of a communication security engine for IEEE 802.11i MAC layer. The design includes WEP and TKIP modules based on the RC4 encryption algorithm, and CCMP module based on the AES encryption algorism. The WEP module suffices for compatibility with the IEEE 802.11 b,a,g MAC layer. The CCMP module has about 816.7Mbps throughput at 134MHz, hence it satisfies maximum 600Mbps data rate described in the IEEE 802.11n specifications. We propose a pipelined AES-CCMP cipher core architecture, which has lower hardware cost than existing AES cores, because CBC mode and CTR mode operate at the same time.