• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.8 no.1
• /
• pp.19-24
• /
• 2008

This paper presents a new JPEG quantization table design method for mobile images in handset. From the characteristics of the mobile images, we propose a modeling method of the quantization table and select the optimized pre-emphasis factor from various sets of $240{\times}320$ images. From the experiment, we show that the performance is improved in the sense of bpp and PSNR, applying the proposed method.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1029-1032
• /
• 2005

A 262K-color QVGA LTPS AMLCD was developed. This panel has integrated gate driver and data multiplexer (1:3) by p_Si LTPS TFT process. The commercialized driver IC was adopted to implement this display. Fine image quality, low powerconsumption and cost-efficiency feature make the panel be suitable for mobile application.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.573-574
• /
• 2008

In this paper, we propose a mixed driving circuit for the source driver of QVGA-scale TFT-LCD driver IC to reduce the area of the source driver. In the mixed driving circuit, graphic data pass or go through the mixed channel driver whether RGB data are the same or not. The mixed driving circuit has been designed in transistor level using the 0.35um CMOS technology and has been verified using Hspice.

• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.589-590
• /
• 2008

This paper describes an improved design of graphic memory for QVGA ($320{\times}240\;RGB$) - scale 262k-color LCD Driver IC. A distributor block is adopted to reduce graphic RAM area, which is accomplished with 1/8 data lines of the previous structure. In line-read operation, the drivabilty of memory array cell is improved by partitioning a word line according to the row address. The proposed graphic memory circuit has been designed in transistor level using $0.18{\mu}m$ CMOS technology library and verified using Hsim.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.12
• /
• pp.31-38
• /
• 2010

This paper presents the design of a graphic memory for QVGA-scale LCD Driver IC (LDI). The graphic memory is designed based on the pseudo-SHAM for the purpose of small area, and the memory cell structure is designed using a bit line partitioning method to improve sensing characteristics and drivabilties in the line-read operation. Also, a collision protection circuit using C-gate is designed to control collisions between read/write operations and self-refresh/line-read operations effectively. The graphic memory circuit has been designed in transistor level using $0.18{\mu}m$ CMOS technology library and the operations of the graphic memory have been verified using Hspice. The results show that the bit-bitb line voltage difference, ${\Delta}V$ increases by 40%, the charge sharing time between bit and bitb voltages $T_{CHGSH}$ decreases by 30%, and the current during line-read decreases by 40%.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08a
• /
• pp.1005-1008
• /
• 2007

In this study, an architecture for 262K-color TFT-LCD source driver. In this paper proposed the chip consumes smaller area and static current which is suitable for QVGA resolutions. In the conventional structures, all of them need large number of OPAMP buffers to drive the pixels, Therefore, highly resistive R-DACs are needed to generate gamma voltages to reduce the static current. In this study, our design only used two OPAMPs and low resistance RDACs without increasing the quiescent current. Thus, it was experted that chip would be more in consuming lower static power for longer battery lifetime. The source driver were implemented by the 3.3 V $0.35\;{\mu}m$ CMOS technology provided by TSMC. The area of the core OPAMP circuit was about $110\;{\mu}m\;{\times}\;150\;{\mu}m$ and that of the source driver was $880\;{\mu}m\;{\times}\;430\;{\mu}m$. As compared to the conventional structure, approximately 64.48 % in area was achieved.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.2
• /
• pp.20-27
• /
• 2011

A CMOS Image Sensor(CIS) mounted on mobile appliances always needs a low power consumption because of the battery life cycle. In this paper, we propose novel power reduction techniques such as a data flip-flop circuit with leakage current elimination, a low power single slope A/D converter with a novel comparator, and etc. Based on 0.13um CMOS process, the chip satisfies QVGA resolution($320{\times}240$ pixels) whose pitch is 2.25um and whose structure is 4-Tr active pixel sensor. From the experimental results, the ADC in the middle of CIS has a 10-b resolution, the operating speed of CIS is 16 frame/s, and the power dissipation is 25mW at 3.3V(Analog)/1.8V(Digital) power supply. When we compare the proposed CIS with conventional ones, the power consumption is reduced approximately by 22% in sleep mode, 20% in operating mode.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1033-1034
• /
• 2005

High resolution 2.1” QVGA LTPS LCD (190ppi) having high aperture ratio of 65% could be successfully developed using state-of-the-art SLS technology and active/gate storage structure. Cost effective P-MOS 6-Mask structure was used. Full gate and transmission gate circuits are integrated in the panel. The high aperture ratio was obtained by using active/gate capacitance structure, which can reduce storage capacitance area. The aperture ratio was increased to 65% from 49% of conventional gate/data capacitance structure. The brightness was increased from 180cd to 270cd without any degradation of optical properties such as contrast ratio, flicker or crosstalk.

• Journal of IKEEE
• /
• v.18 no.4
• /
• pp.612-619
• /
• 2014

This paper proposes a real-time multi-camera video surveillance system with automatic resolution control using motion detection. In ordinary times, it acquires 4 channels of QVGA images, and it merges them into single VGA image and transmit it. When motion is detected, it automatically increases the resolution of motion-occurring channel to VGA and decreases those of 3 other channels to QQVGA, and then these images are overlaid and transmitted. Thus, it can magnifies and watches the motion-occurring channel while maintaining transmission bandwidth and monitoring all other channels. When it is synthesized with 0.18 um technology, the maximum operating frequency is 110 MHz, which can theoretically support 4 HD cameras.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08a
• /
• pp.141-144
• /
• 2007

We demonstrated 4 inch QVGA AMOLED display driven by GaInZnO TFT. The structure of GaInZnO TFT is back channel etch (BCE) which is conventional structure for a-Si TFT. The electron mobility of GaInZnO TFT is $2.6\;cm^2/Vs$ and Vt is 3.8V. It is thought that GaInZnO TFT could be backplane for AMOLED TV.