• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 추계종합학술대회 논문집(2)
• /
• pp.116-119
• /
• 2000

The Process of Inner Product has been widely used in a DSP. But it is difficult to implement by a dedicated hardware because it needs many computation steps for multiplication and addition. To reduce these steps, it is essential to design efficient hardware architecture. This paper proposes the design method of adder-based distributed arithmetic for implementation of DCT module and the automatic design of summation-network which is a core block in the proposed design method. Finally, it shows that the proposed design method is more efficient than a ROM-based distributed arithmetic which is the typical design method.

• 한국음향학회:학술대회논문집
• /
• 한국음향학회 1998년도 제15회 음성통신 및 신호처리 워크샵(KSCSP 98 15권1호)
• /
• pp.165-168
• /
• 1998

제안하고 있는 CSD17C00 chip은 C&S technology에서 개발한 것으로, 음성 신호 처리를 위해 범용으로 구현되었으며, 16 bit 40 MIPS DSP group OAK DSP Core를 포함, 이에 Miscellaneous Logic, Serial Port, Host Interface, Timer, Compander 의 5가지 Peripherals 과 범용 I/O Ports 로 설계되었다. 1차적으로 CSD17C00 Chip 의 성능을 점검하였다. 그 결과, 응용 프로그램은 28MIPS의 계산속도를 갖으며, 프로그램 ROM 크기는 8.85KWords 이고, 10KWords 의 데이터 ROM 과 4KWords 데이터 RAM을 필요로 한다. CSD17C00 CHIP은 멀티미디어 통신용 VOCODER 개발을 위한 범용성을 갖추고 있으며, VOCODER 용 S/W 개발 환경 및 H/W 구조가 여타 범용 DSP에 비해편의성고 K합리성을 제공하도록 설계되어 있다. 따라서, 이를 이용한다면, 멀티 미디어 통신용 VOCODER, INTERNET PHONE CO-PROCESSOR, DIGITAL RECODER, MPEG AUDIO ENCODER & DECODER 등 다양한 제품으로의 응용이 가능할 것으로 전망된다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.363-365
• /
• 2007

Novel concept of sensor mat and its signal processing method is proposed for patient monitoring in medical application. Proposed sensor mat structure has sensing inner layer which has cross-linked arrangement using plastic optical fiber(POF). Large core diameter of plastic optical fiber behaved as band pass filter by averaging the noise component. caused by unwanted environmental factors. Signal processor followed by sensor output added noise immune performance by filtering out unwanted component. Fail-proof patient breath monitoring scheme was realized by using intelligent decision algorithm. Unlike the conventional approach by using mechanical sensor, which have high sensitivity both to intruder and to environmental noise, our approach provided reliable breath motion detection.

• 한국군사과학기술학회지
• /
• 제9권1호
• /
• pp.109-116
• /
• 2006

This paper presents a real time distance measuring device using a W-band linear frequency modulated continuous wave(FMCW) radar and TMS320C6701 digital signal processor(DSP). We used FFT operation for measuring distance with the beat signals and the results of FFT could be converted to distance with ease. We presented how to implement a real time miniaturized hardware system including network protocols using a single DSP core. Also how to control the modulation signal of FMCW system to compensate the VCO nonlinearity using the Time Gating control of DSP is presented. We have shown that the proposed system has good performances for measuring distance in real time via outdoor environment experiments.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2005년도 춘계학술대회 논문집
• /
• pp.170-174
• /
• 2005

The purpose of this study is to design the digital surge counter for lightning arresters. The used detecting method for surges is using the signal of both ends of ZnO varistor. The electronic detecting parts of the digital counter are arranged in outside of main processer for protecting it from noise. The detecting parts change detected signals into small signals. The countermeasures for noises are (1) Shielding (2) Reinforcement of power circuits (3) Cables & Circ1e core (4) Watch-doc & control of input signals.

• 전자공학회지
• /
• 제30권9호
• /
• pp.1002-1011
• /
• 2003

In this paper, we introduce an integrated SoC front-end design & verification environment which can be practically used in the embedded 32-bit processor-core SoC VLSI design. Our introduced SoC design & verification environment integrates two most important flows, such as the RTL power estimation and code coverage analysis, with the functional verification (chip validation) flow which is used in the conventional simulation-based design. For this, we developed two simulation-based inhouse tools, RTL power estimator and code coverage analyzer, and used them to adopt them to our RTL design and to increase the design quality of that. Our integrated design environment also includes basic design and verification flows such as the gate-level functional verification with back annotation information and test vector capture & replay environment.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2006년도 하계종합학술대회
• /
• pp.875-876
• /
• 2006

In this paper, we propose a multimodal biometric embedded system. It is designed to support face, iris, fingerprint and vascular pattern recognition. We use a S3C2440A based on ARM926T core processor that is made in Samsung. The system has support various external device interfaces for multi biometric sensors, and RFID/Smart Card reader/writer. Additionally, it has a 6" LCD panel and numeric keypad for easy GUI. The embedded system offers useful environments to develop better biometric algorithms for stand alone biometric system and accelerator hardware modules for real time operation.

• KIEE International Transactions on Power Engineering
• /
• 제3A권2호
• /
• pp.70-78
• /
• 2003

This paper describes a transformer protection relay based on induced voltages. The ratio of the induced voltages of the primary and secondary windings is equal to the turns ratio during normal operating conditions such as magnetic inrush, overexcitation, and steady state, but it differs from the turns ratio in the case of internal faults. For a single-phase and a three-phase Y-Y transformer, the induced voltages are estimated and the ratios are compared with the turns ratio. For three-phase Y-Δ transformers, the differences between the induced voltages are estimated to use the line currents because delta-winding currents are practically unavailable. The proposed relay is tested under various conditions such as magnetic inrush, internal winding faults, overexcitation, and different core characteristics. The results evidently indicate that the relay successfully discriminates internal faults from magnetic inrush and overexcitation. This paper concludes by implementing the relay into a TMS320C6701 digital signal processor and reports satisfactory results. The relay requires no hysteresis data and can reduce the operating time of a relay.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술회의 논문집 정보 및 제어부문 B
• /
• pp.653-656
• /
• 2003

We have designed embedded web sewer system and ported Linux operating system version 2.4.5 at our system. And then We implemented to control and monitor widely separated hardware and implemented to monitor widely separated image using CMOS image sensor HV7131B. Web server is the Boa web server with General Public License. We designed for this system using of Intel's SA1110 ARM core base processor and connecting input and output device at GPIO port of SA1110. Device driver of General purpose I/O for Embedded Linux OS is designed. And then the application program controlling driver is implemented to use of common gate interface C language. User is available to control and monitor at client PC. This method have benefit to reduce the Expenditure of hardware design and development time against PC base system and have various and capacious application against firmware base system.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술회의 논문집 정보 및 제어부문 B
• /
• pp.959-961
• /
• 2003

In this paper, we describe implemented DMAC (Direct Memory Access Controller) architecture on Altera's $Excalibur^{TM}$ that includes industry-standard $ARM922T^{TM}$ 32-bit RISC processor core operating at 200 MHz. We implemented DMAC based on AMBA (Advanced Micro-controller Bus Architecture) AHB (Advanced Micro-performance Bus) interface. Implemented DMAC has 8-channel and can extend supportable channel count according to user application. We used round-robin method for priority selection. Implemented DMAC supports data transfer between Memory-to-Memory, Memory-to-Peripheral and Peripheral-to-Memory. The max transfer count is 1024 per a time and it can support byte, half-word and word transfer according to AHB protocol (HSIZE signals). We implemented with VHDL and functional verification using $ModelSim^{TM}$. Then, we synthesized using $LeonardoSpectrum^{TM}$ with Altera $Excalibur^{TM}$ library. We did FPGA P&R and targeting using $Quartus^{TM}$. We can use implemented DMAC module at any system that needs high speed and broad bandwidth data transfers.