• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.11 no.1
• /
• pp.34-39
• /
• 2018

Along with the development of ICT technology, wearable devices of various sizes and shapes have been developed. In addition, performance and specifications are rebuilt with IOT fusion products so that they can connect with the current smartphone. This is one of the general-purpose technologies of the 4th industrial revolution, which is spot-lighted with technology that changes the quality and environment of our lives. Along with this, as new technology products combining health care technology increases, various functions are provided to users who need it. Wearable technology is ongoing trend of technology development. It also sells products developed as products in the form of smart watches. At present, various related products are made in various ways, and it is recommended to use the Arduino processor in accordance with the application. In this study, we developed wearable physical activity monitoring system using open source hardware based TinyDuino. TinyDuino is an ultra-compact Arduino compatible board made on the basis of Atmega process Board, and it can be programmed in open source integrated development environment(named Sketch). The physical activity monitoring system of the welfare body can be said to be a great advantage, as a smart u-Healthcare system that can perform daily health management.

• KIPS Transactions on Computer and Communication Systems
• /
• v.6 no.3
• /
• pp.105-112
• /
• 2017

PCI Express is a bus technology that connects the processor and the peripheral I/O devices that widely used as an industry standard because it has the characteristics of high-speed, low power. In addition, PCI Express is system interconnect technology such as Ethernet and Infiniband used in high-performance computing and computer cluster. PGAS(partitioned global address space) programming model is often used to implement the one-sided RDMA(remote direct memory access) from multi-host systems, such as computer clusters. In this paper, we design and implement a OpenSHMEM API based on PCI Express maintaining the existing features of OpenSHMEM to implement RDMA based on PCI Express. We perform experiment with implemented OpenSHMEM API through a matrix multiplication example from system which PCs connected with NTB(non-transparent bridge) technology of PCI Express. The PCI Express interconnection network is currently very expensive and is not yet widely available to the general public. Nevertheless, we actually implemented and evaluated a PCI Express based interconnection network on the RDK evaluation board. In addition, we have implemented the OpenSHMEM software stack, which is of great interest recently.

• The KIPS Transactions:PartA
• /
• v.15A no.6
• /
• pp.309-316
• /
• 2008

The mission-critical engagement control computer for air defense has to maintain its operation without any fault for a long mission time. The mission performed by large-scale and complex embedded software is extremely critical in terms of dependability and safety of computer system, and it is very important that engagement control computer has high reliability. The engagement control computer was implemented using four processors. The distributed computer composed of four processors quarantees the dependability and safety, and ASR fault-tolerant technique applied to each processor guarantees the reliability. In this paper, the mechanism and performance of ASR fault-tolerant technique are analysed. And MTBF, reliability, availability, and cost-effectiveness for ASR, DMR and TMR techniques applied to the engagement control computer are analysed. The mission-critical engagement control computer using software-based ASR fault-tolerant technique provides high reliability and fast recovery time at a low cost. The mission reliability of the engagement control computer using ASR technique in 4 processors board is almost same the reliability of the computer using TMR technique in 6 processors board. ASR technique is most suitable to the mission-critical engagement control computer.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.46 no.3
• /
• pp.119-124
• /
• 2009

In this paper, AMR-WB+ audio coder is implemented, in real-time, using Intel 400MHz Xscale PXA250 with 32bit RISC processor ARM9E-J(R)core. The assembly code for ARM9E-J(R)core is developed through the serial process of C code optimization, cross compile, assembly code manual optimization and adjusting the optimized code to Embedded Visual C++ platform. C code is trimmed on Visual C++ platform. Cross compile and assembly code manual optimization are performed on CodeWarrior with ARM compiler. Through these stages the code for both ARM EVM board and PDA is implemented. The average complexities of the code are 160.75MHz on encoder and 33.05MHz on decoder. In case of static link library(SLL), the required memories are 65.21Kbyte, 32.01Kbyte and 279.81Kbyte on encoder, decoder and common sources, respectively. The implemented coder is evaluated using 16 test vectors given by 3GPP to verify the bit-exactness of the coder.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.5
• /
• pp.460-470
• /
• 2009

In this paper, we described the implementation of the X-Band continuous-wave doppler radar for muzzle velocity measurement. The radar is consisted of microwave transceiver, signal processor, power board, and the measuring program was developed for the operating and field test. The operating frequency of doppler radar is able to set ${\pm}3\;MHz$ with 5 channel from the center frequency, and the output power is 25 dBm. The minimum receiving power is -117 dBm. The radar would obtain the doppler frequency from the artillery, and calculate accurate velocity point and then estimate muzzle velocity. The performance test for this radar was done with 155 mm at barrel and tripod mounted, and also compared the performance with the reference radar. As a result, the performance of the our new radar is equal with the reference one.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.1714-1719
• /
• 2003

Antilock Brake System (ABS) is indispensable safety equipment for vehicles today. In order to develop new ABS ECU suitable for pneumatic brake system of a bus, a Hardware In-the-Loop Simulation (HILS) System was developed. In this HILS, the pneumatic brake system of a bus and antilock brake component were used as hardware. For the computer simulation, the 14-Degree of Freedom (DOF) bus dynamic model was constructed using the Matlab/Simulink software package. This model was compiled and downloaded in the simulation board, where the Power PC processor was used for real-time simulation. Additional commercial package, the ControlDesk was used to monitor the dynamic simulation results and physical signal values. This paper will focus on the procedure and results of evaluating the ECU in the HILS simulation. Two representative cases, wet basalt road and $split-{\mu}$ road, were used to simulate real road conditions. At each simulated road, the vehicle was driven and stopped under the help of the developed ECU. In each simulation, the dynamical behavior of the vehicle was monitored. After enough tests in the laboratory using HILS, the parameter-tuned ECU was equipped in a real bus, which was driven and stopped in the real test field in Korea. And finally, the experiment results of ABS equipped vehicle's dynamic behavior both in HILS test and in test fields were compared.

• Journal of rehabilitation welfare engineering & assistive technology
• /
• v.11 no.1
• /
• pp.63-71
• /
• 2017

In this paper, a signal processing circuit for semi-implantable middle ear hearing device is designed using the TCBT which is recently proposed for a new middle ear transducer that can be implanted at round window of cochlea. The designed semi-implantable hearing device transmits digital sound signal from external device located at behind the ear to the internal device implanted under the skin using inductive coupling link methods with high efficiency. The coils and signal processing circuits are designed and implemented considering the total transmission and reception distance including skin thickness of temporal bone for the semi-implantable hearing device. And also, to improve the data transmission efficiency, the output circuits which can supply sufficient signal power is designed. In order to confirm operation of semi-implantable hearing device using inductive coupling link, the circuit analysis was performed using PSpice, and the performance was verified by implementing a signal processing board of an available size.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.43 no.5 s.311
• /
• pp.44-59
• /
• 2006

This paper describes the efficient implementation of DNA sequence generate system with genetic algorithm for reducing computation time of NACST. The proposed processor is based on genetic algerian with fitness functions which would suit the point of reference for generated sequences. In order to implement efficient hardware structure, we used the pipelined structure. In addition our design was applied the parallelism to achieve even better simulation time than the sequence generator system which is designed on software. In this paper, our hardware is implemented on the FPGA board with xc2v6000 devices. Through experiment, the proposed hardware achieves 467 times speed-up over software on a PC and sequence generate performance of hardware is same with software.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2003.05a
• /
• pp.132-137
• /
• 2003

This performance is motivated to develop a tracking antenna system for receive the satellite broadcasting signal in the coast sailing ship. Therefore, this system is made to small size, light weight and simple operation which is must to low cost system for popularization of small size ship and adaptive possibilities with useful on a ship in the coast using 1 axis Az-mount. The antenna mount structure is a compact size and easy operation to the Az-axis type which is operated by step motor. The antenna unit is a domestic made plate type of patch array and ship's moving detection is using the gyro sensor for ship's moving control. We are designed to algorithm, which walking is abreast for step track and ship's moving compensation. Ship's moving compensation is adapted to the closed loop control method by detection from gyro sensor. This system is consisted of micro processor, ADC, comparative amplifier, step motor driver, mount mechanism and algorithm. We have analysised the tracking performance of prototype on sailing ship board.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.4
• /
• pp.1540-1551
• /
• 2015

The detection of position and speed in BLDC motors without using position sensors has meant many efforts for the last decades. The aim of this paper is to develop a sensorless technique for detecting the position and speed of BLDC motors, and to overcome the drawbacks of position sensor-based methods by improving the performance of traditional approaches oriented to motor phase voltage sensing. The position and speed information is obtained by computing the derivative of the terminal phase voltages regarding to a virtual neutral point. For starting-up the motor and implementing the algorithms of the detection technique, a FPGA board with a real-time processor is used. Also, a versatile hardware has been developed for driving BLDC motors through pulse width modulation (PWM) signals. Delta and wye winding motors have been considered for evaluating the performance of the designed hardware and software, and tests with and without load are performed. Experimental results for validating the detection technique were attained in the range 5-1500 rpm and 5-150 rpm under no-load and full-load conditions, respectively. Specifically, speed and position square errors lower than 3 rpm and between 10º-30º were obtained without load. In addition, the speed and position errors after full-load tests were around 1 rpm and between 10º-15º, respectively. These results provide the evidence that the developed technique allows to detect the position and speed of BLDC motors with low accuracy errors at starting-up and over a wide speed range, and reduce the influence of noise in position sensing, which suggest that it can be satisfactorily used as a reliable alternative to position sensors in precision applications.