• Title/Summary/Keyword: Power-efficient

Search Result 4,546, Processing Time 0.03 seconds

Characteristics of Power Amplifier for Energy Efficient Broadcasting Services (에너지 효율적 차세대 방송망 구축을 위한 증폭기 특성과 신호 모델)

  • Han, Jae-Shin;Jeon, Sungho;Choi, Jeong-Min;Seo, Jong-Soo
    • Journal of Broadcast Engineering
    • /
    • v.18 no.6
    • /
    • pp.884-894
    • /
    • 2013
  • In this paper, we investigate the characteristics of power amplifiers and simplified memoryless non-linear power amplifier models for energy efficient communication system. First, we present the transfer function of GaAs FET (Gallium Arsenide Field Effect Transistor) that is widely used for high power amplifier. From those investigations, we introduce the instantaneous efficiencies and methods of amplification by assuming that the saturated current is constant, while perfect linearity is exploited under knee voltage. Then, we discuss four non-linear power amplifier models in a baseband signal processing. Finally, we explain the specified total power consumption model in a base station to achieve the resonable analysis for energy efficient communication.

A Twin Symbol Encoding Technique Based on Run-Length for Efficient Test Data Compression

  • Park, Jae-Seok;Kang, Sung-Ho
    • ETRI Journal
    • /
    • v.33 no.1
    • /
    • pp.140-143
    • /
    • 2011
  • Recent test data compression techniques raise concerns regarding power dissipation and compression efficiency. This letter proposes a new test data compression scheme, twin symbol encoding, that supports block division skills that can reduce hardware overhead. Our experimental results show that the proposed technique achieves both a high compression ratio and low-power dissipation. Therefore, the proposed scheme is an attractive solution for efficient test data compression.

An Efficient Interpolation FIR Filter Using LUT

  • Kim, Dae-Ik;Lee, Chang-Ki
    • Journal of information and communication convergence engineering
    • /
    • v.7 no.2
    • /
    • pp.219-222
    • /
    • 2009
  • An efficient interpolation FIR filter structure for high-density and low-power electronic devices is proposed. The proposed structure is based on polyphase decomposition property and look-up table method. By computer-aided design simulations, it is shown that the use of the proposed method can result in reduction in the number of gates by 54% and can reduce power consumption by 9%.

A new moving-mesh Finite Volume Method for the efficient solution of two-dimensional neutron diffusion equation using gradient variations of reactor power

  • Vagheian, Mehran;Ochbelagh, Dariush Rezaei;Gharib, Morteza
    • Nuclear Engineering and Technology
    • /
    • v.51 no.5
    • /
    • pp.1181-1194
    • /
    • 2019
  • A new moving-mesh Finite Volume Method (FVM) for the efficient solution of the two-dimensional neutron diffusion equation is introduced. Many other moving-mesh methods developed to solve the neutron diffusion problems use a relatively large number of sophisticated mathematical equations, and so suffer from a significant complexity of mathematical calculations. In this study, the proposed method is formulated based on simple mathematical algebraic equations that enable an efficient mesh movement and CV deformation for using in practical nuclear reactor applications. Accordingly, a computational framework relying on a new moving-mesh FVM is introduced to efficiently distribute the meshes and deform the CVs in regions with high gradient variations of reactor power. These regions of interest are very important in the neutronic assessment of the nuclear reactors and accordingly, a higher accuracy of the power densities is required to be obtained. The accuracy, execution time and finally visual comparison of the proposed method comprehensively investigated and discussed for three different benchmark problems. The results all indicated a higher accuracy of the proposed method in comparison with the conventional fixed-mesh FVM.

Approximate-SAD Circuit for Power-efficient H.264 Video Encoding under Maintaining Output Quality and Compression Efficiency

  • Le, Dinh Trang Dang;Nguyen, Thi My Kieu;Chang, Ik Joon;Kim, Jinsang
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.605-614
    • /
    • 2016
  • We develop a novel SAD circuit for power-efficient H.264 encoding, namely a-SAD. Here, some highest-order MSB's are approximated to single MSB. Our theoretical estimations show that our proposed design simultaneously improves performance and power of SAD circuit, achieving good power efficiency. We decide that the optimal number of approximated MSB's is four under 8-bit YUV-420 format, the largest number not to affect video quality and compression-rate in our video experiments. In logic simulations, our a-SAD circuit shows at least 9.3% smaller critical-path delay compared to existing SAD circuits. We compare power dissipation under iso-throughput scenario, where our a-SAD circuit obtains at least 11.6% power saving compared to other designs. We perform same simulations under two- and three-stage pipelined architecture. Here, our a-SAD circuit delivers significant performance (by 13%) and power (by 17% and 15.8% for two and three stages respectively) improvements.

Hierarchical Multiplexing Interconnection Structure for Fault-Tolerant Reconfigurable Chip Multiprocessor

  • Kim, Yoon-Jin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.11 no.4
    • /
    • pp.318-328
    • /
    • 2011
  • Stage-level reconfigurable chip multiprocessor (CMP) aims to achieve highly reliable and fault tolerant computing by using interwoven pipeline stages and on-chip interconnect for communicating with each other. The existing crossbar-switch based stage-level reconfigurable CMPs offer high reliability at the cost of significant area/power overheads. These overheads make realizing large CMPs prohibitive due to the area and power consumed by heavy interconnection networks. On other hand, area/power-efficient architectures offer less reliability and inefficient stage-level resource utilization. In this paper, I propose a hierarchical multiplexing interconnection structure in lieu of crossbar interconnect to design area/power-efficient stage-level reconfigurable CMP. The proposed approach is able to keep the reliability offered by the crossbar-switch while reducing the area and power overheads. Experimental results show that the proposed approach reduces area by up to 21% and power by up to 32% when compared with the crossbar-switch based interconnection network.

Power Estimation by Using Testability (테스트 용이도를 이용한 전력소모 예측)

  • Lee, Jae-Hun;Min, Hyeong-Bok
    • The Transactions of the Korea Information Processing Society
    • /
    • v.6 no.3
    • /
    • pp.766-772
    • /
    • 1999
  • With the increase of portable system and high-density IC, power consumption of VLSI circuits is very important factor in design process. Power estimation is required in order to estimate the power consumption. A simple and correct solution of power estimation is to use circuit simulation. But it is very time consuming and inefficient way. Probabilistic method has been proposed to overcome this problem. Transition density using probability was an efficient method to estimate power consumption using BDD and Boolean difference. But it is difficult to build the BDD and compute complex Boolean difference. In this paper, we proposed Propowest. Propowest is building a digraph of circuit, and easy and fast in computing transition density by using modified COP algorithm. Propowest provides an efficient way for power estimation.

  • PDF

Electric power distribution system most suitable investment precedence decision aspect of the reliability side (신뢰도 측면에서 본 배전계통 최적투자 우선순위 결정)

  • Lee, Hee-Tae;Kim, Jae-Chul;Moon, Jong-Fil;Park, Hyun-Taek;Park, Chang-Ho;Park, Sang-Man
    • Proceedings of the KIEE Conference
    • /
    • 2003.07a
    • /
    • pp.384-386
    • /
    • 2003
  • Striking in change that present our country is much by electricity industry reform and the Korea Electric Power Corporation is deciding power distribution system reliability indices every year but power distribution system for reliability evaluation and establishment of investment program are consisting punily. If consider efficient inflection of resources and hereafter power distribution division that is limited for target achievement of schedule level service evaluation and reliability side in operation of the power distribution system, can expect efficient practical use of the power distribution property if gains in electrical side about these change and most suitable investment way consist because there is necessity of electric power plan establishment of area electric power distribution place of business unit. This paper consider proper reliability level and maximum effect through quantitative analysis to gain electrical gains of the power distribution system in reliability side depending on trend DB(Data Base) of data of electric power system composition appliance in this treatise and apply data administration and reliability rate analysis that serve to decide most suitable investment precedence to supply of electric power property to power distribution system present investment algorithm.

  • PDF

Development of Battery Equalizer for Commercial Vehicle (상용차용 배터리 이퀄라이저 개발)

  • Choi, Deok-Kwan;Kim, Jong-Cheol;Kim, Ho-Sik;Park, Jae-Kyu
    • Proceedings of the KIPE Conference
    • /
    • 2008.06a
    • /
    • pp.342-344
    • /
    • 2008
  • 24V DC power system of commercial vehicle includes 28V alternator and 24V battery bank (two 12V battery bank in series). BEQ(Battery Equalizer) provides efficient and reliable 12V DC power to 12V electrical load in 24V DC power system. In addition to providing 12V DC power, BEQ ensures that battery voltages remain equal which extends battery life. It is the most cost effective and efficient solution for dual voltage systems. BEQ made by Hyundai MOBIS is specifically designed to provide reliable 12V DC power for 12V ABS(Anti-lock Brake system).

  • PDF