• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2007년도 하계학술대회 논문집 Vol.8
• /
• pp.303-303
• /
• 2007

Photo-imageable thick-film lithography technology was developed for the fabrication of embedded passives such as inductors and capacitors. In this study, photo-imageable dielectric and conductor pastes have apoted a negative type. Sodalime glass wafer, alumina substrate and zero-shrinkage LTCC green tapes were used as substrates. In result, The lithographic patterns were designed as lines and spaces for conductor material, or via-holes for ceramic, LTCC, materials. The scattering and reflection of UV-beam on the substrate had negative effects on fine patterning. The patterning performance was varied with the exposing and developing process conditions, and also varied with the substrate materials. Fine resolution of less then $50/50{\mu}m$ in line and space was obtained, which is difficult in screen printing method.

• 반도체디스플레이기술학회지
• /
• 제19권3호
• /
• pp.12-18
• /
• 2020

In semiconductor manufacturing, defect detection is critical to maintain high yield. Currently, computer vision systems used in semiconductor photo lithography still have adopt to digital image processing algorithm, which often occur inspection faults due to sensitivity to external environment. Thus, we intend to handle this problem by means of using Mask R-CNN instead of digital image processing algorithm. Additionally, Mask R-CNN can be trained with image dataset pre-processed by means of the specific designed digital image filter to extract the enhanced feature map of Convolutional Neural Network (CNN). Our approach converged advantage of digital image processing and instance segmentation with deep learning yields more efficient semiconductor photo lithography inspection system than conventional system.

• Design & Manufacturing
• /
• 제12권1호
• /
• pp.47-51
• /
• 2018

As the IT industry rapidly progresses, the functions of electronic devices and display devices are integrated with high density, and the model is changed in a short period of time. To implement the integration technology, a uniform micro-pattern implementation technique to drive and control the product is required. The most important technology for the micro pattern generation is the exposure processing technology. Failure to implement the basic pattern in this process cannot satisfy the demands in the manufacturing field. In addition, the conventional exposure method of the mask method cannot cope with the small-scale production of various types of products, and it is not possible to implement a micro-pattern, so an alternative technology must be secured. In this study, the technology to implement the required micro-pattern in semiconductor processing is presented through the photolithography process and plasma etching.

• 한국생산제조학회지
• /
• 제19권6호
• /
• pp.834-840
• /
• 2010

Photo lithography process is very important technology to fabricate highly integrated micro patterns with high precision for semiconductor and display industries. Up to now, mask type lithography process has been generally used for this purpose; however, it is not efficient for small quantity and/or frequently changing products. Therefore, in order to obtain higher productivity and lower manufacturing cost, the mask type lithography process should be replaced. In this study, a maskless lithography system using the DMD(Digital Micromirror Device) is developed, and the exposure condition and optical properties are analyzed and simulated for a single beam case. From the proposed experimental conditions, required exposure experiments were preformed, and the results were investigated. As a results, 10${\mu}m$ spots can be generated at optimal focal length.

• 한국자기학회지
• /
• 제17권4호
• /
• pp.178-181
• /
• 2007

반도체의 고 집적회로를 형성하기 위하여 주로 이용하고 있는 광 리소그래피 기술을 대신하여 사용할 수 있는 차세대 리소그래피 기술로 전자빔 리소그래피 기술에 대한 연구가 진행되고 있다. 본 연구에서는 초소형 전자칼럼을 이용하여 전자빔 에너지와 조사농도에 따른 pattern 두께의 의존성을 조사하였으며 두께가 100nm인 $SiO_2$ 박막의 patterning을 통하여 $SiO_2$ 박막에 대한 저 에너지 전자빔 리소그래피 공정의 가능성을 입증하였다.

• 한국산학기술학회논문지
• /
• 제18권5호
• /
• pp.674-680
• /
• 2017

본 논문은 현재 개인 휴대기기 및 대형 디스플레이 장비의 제어에서 폭넓게 사용되고 있는 터치스크린 패널 (TSP; Touch Screen Panel)의 정상 작동 유무를 확인하기 위한 micro bump 제작 기술에 관한 연구이다. 터치스크린 패널은 감압식, 정전식 등의 여러 가지 방식이 있으나 지금은 편리성에 의하여 정전식 방식이 주도하고 있다. 정전식의 경우 해당하는 좌표의 접촉에 따라 전기적 신호가 변화하게 되고, 이를 통하여 접촉 위치를 확인할 수 있으며 따라서 접촉 위치에 따른 전기 특성 검사가 필수적이다. 검사공정에서 TSP의 모델이 변경됨에 따라 새로운 micro bump를 제작이 및 검사 프로그램의 수정이 필수적이다. 본 논문에서는 새로운 micro bump 제작 시 mask를 사용하지 않아 보다 경제적이며 변화에 대응이 유연한 maskless lithography 시스템을 이용하여 micro bump 제작 가능성에 대하여 확인하였다. 이를 위하여 제작되는 bump의 pitch에 따른 전기장 간섭 시뮬레이션을 진행하였으며, maskless lithogrphy 공정을 적용하기 위한 패턴 이미지를 생성하였다. 이후 MEMS 기술에 해당하는 PR(Photo Resist) 패터닝 공정에서 노광(Lithography) 공정 및 현상(Developing) 공정을 통하여 PR 마스크를 제작한 후 electro-plating 공정을 통하여 micro bump를 제작하였다.

• 반도체디스플레이기술학회지
• /
• 제18권1호
• /
• pp.38-41
• /
• 2019

Proton beam writing is a direct writing lithography technique for semiconductor fabrication process. The advantage of this technique is that the proton beam does not scatter as they travel through the matter and therefore maintain a straight path as they penetrate into the resist. The experiment has been carried out at Accelerator Mass Spectrometry facility. The focused proton beam with the fluence of $100nC/mm^2$ was exposed on the PMMA coated silicon sample to make a pattern on a photo resist. The results show the potential of proton beam writing as an effective way to produce semiconductor fabrication process.

• 한국전기전자재료학회논문지
• /
• 제19권10호
• /
• pp.960-965
• /
• 2006

This research aims to develop the multiple channel electrochemical DNA chip using microfabrication technology. At first, we fabricated a high integration type DNA chip array by lithography technology. Several probe DNAs consisting of thiol group at their 5-end were immobilized on the gold electrodes. Then target DNAs were hybridized and reacted. Cyclic voltammetry showed a difference between target DNA and control DNA in the anodic peak current values. Therefore, it is able to detect a plural genes electrochemically after immobilization of a plural probe DNA and hybridization of non-labeling target DNA on the electrodes simultaneously. It suggested that this DNA chip could recognize the sequence specific genes.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.2
• /
• pp.768-771
• /
• 2003

Nowadays, the study on the ceramic components and modules used in telecommunication system is being performed. Duplexer is the one of the most important components and has the role of dividing Rx and Tx signal. Duplexer including the FBAR is being done vigorously LTCC is used for package like SAW package, duplexer package. In our research, LTCC material is used for FBAR duplexer package and photo-lithography for the fine line phase shifter. The good characteristics, low loss and good isolation, of duplexer is obtained by the fine line phase shifter having high characteristic impedance of stripline.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2009년도 제38회 동계학술대회 초록집
• /
• pp.84-84
• /
• 2010

In this study, we report on the novel lithographic patterning method to fabricate organic-semiconductor devices based on photo and e-beam lithography with well-known silicon technology. The method is applied to fabricate pentacene-based organic field effect transistors. Owing to their solubility, sub-micron sized patterning of P3HT and PEDOT has been well established via micromolding in capillaries (MIMIC) and inkjet printing techniques. Since the thermally deposited pentacene cannot be dissolved in solvents, other approach was done to fabricate pentacene FETs with a very short channel length (~30nm), or in-plane orientation of pentacene molecules by using nanometer-scale periodic groove patterns as an alignment layer for high-performance pentacene devices. Here, we introduce the atomic layer deposition of $Al_2O_3$ film on pentacene as a passivation layer. $Al_2O_3$ passivation layer on OTFTs has some advantages in preventing the penetration of water and oxygen and obtaining the long-term stability of electrical properties. AZ5214 and ma N-2402 were used as a photo and e-beam resist, respectively. A few micrometer sized lithography patterns were transferred by wet and dry etching processes. Finally, we fabricated sub-micron sized pentacene FETs and measured their electrical characteristics.