• 제목/요약/키워드: Pattern-Matching Logic

검색결과 17건 처리시간 0.027초

뉴럴-퍼지패턴매칭에 의한 단어인식에 관한 연구 (A Study on Word Recognition Using Neural-Fuzzy Pattern Matching)

  • 이기영;최갑석
    • 전자공학회논문지B
    • /
    • 제29B권11호
    • /
    • pp.130-137
    • /
    • 1992
  • This paper presents the word recognition method using a neural-fuzzy pattern matching, in order to make a proper speech pattern for a spectrum sequence and to improve a recognition rate. In this method, a frequency variation is reduced by generating binary spectrum patterns through associative memory using a neural network, and a time variation is decreased by measuring the simillarity using a fuzzy pattern matching. For this method using binary spectrum patterns and logic algebraic operations to measure the simillarity, memory capacity and computation requirements are far less than those of DTW using a conventional distortion measure. To show the validity of the recognition performance for this method, word recognition experiments are carried out using 28 DDD city names and compared with DTW and a fuzzy pattern matching. The results show that our presented method is more excellent in the recognition performance than the other methods.

  • PDF

VLSI 게이트 레벨 논리설계 최적화를 위한 Rule-Based 시스템 (A Rule-Based System for VLSI Gate-Level Logic Optimization)

  • 이성봉;정정화
    • 대한전자공학회논문지
    • /
    • 제26권1호
    • /
    • pp.98-103
    • /
    • 1989
  • 본 논문에서는 게이트 레벨에서 논리 최적화를 하기 위한, 새로운 시스템을 제안한다. 본 시스템은 회로의 일부분을 간략화된 등가회로로 대치하는 local transformation을 rule로 표현한 rule-based 시스템이다. 본 시스템에서는 효율적인 패턴매칭을 위해, 'rule의 일반화'와 '국소최적화'를 제안한다. Rule의 일반화는 패턴매칭시 회로탐색을 줄이기 위해 사용되며, 국소최적화는 불필요한 회로탐색을 배제하기 위해 사용된다. 또한, 불필요한 패턴매칭 시도를 줄이기 위해, 회로 패턴의 매칭순서를 rule 기술에 포함시킨다. 또한, 본 시스템을 하드웨어 컴파일러에 의해 생성된 논리회로 최적화에 적용하여, 그 효용성을 보인다.

  • PDF

Logic Built In Self Test 구조의 내부 특성 패턴 매칭 알고리즘 (Internal Pattern Matching Algorithm of Logic Built In Self Test Structure)

  • 전유성;김인수;민형복
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2008년도 제39회 하계학술대회
    • /
    • pp.1959-1960
    • /
    • 2008
  • The Logic Built In Self Test (LBIST) technique is substantially applied in chip design in most many semiconductor company in despite of unavoidable overhead like an increase in dimension and time delay occurred as it used. Currently common LBIST software uses the MISR (Multiple Input Shift Register) However, it has many considerations like defining the X-value (Unknown Value), length and number of Scan Chain, Scan Chain and so on for analysis of result occurred in the process. So, to solve these problems, common LBIST software provides the solution method automated. Nevertheless, these problems haven't been solved automatically by Tri-state Bus in logic circuit yet. This paper studies the algorithm that it also suggest algorithm that reduce additional circuits and time delay as matching of pattern about 2-type circuits which are CUT(circuit Under Test) and additional circuits so that the designer can detect the wrong location in CUT: Circuit Under Test.

  • PDF

FUZZY LOGIC KNOWLEDGE SYSTEMS AND ARTIFICIAL NEURAL NETWORKS IN MEDICINE AND BIOLOGY

  • Sanchez, Elie
    • 한국지능시스템학회논문지
    • /
    • 제1권1호
    • /
    • pp.9-25
    • /
    • 1991
  • This tutorial paper has been written for biologists, physicians or beginners in fuzzy sets theory and applications. This field is introduced in the framework of medical diagnosis problems. The paper describes and illustrates with practical examples, a general methodology of special interest in the processing of borderline cases, that allows a graded assignment of diagnoses to patients. A pattern of medical knowledge consists of a tableau with linguistic entries or of fuzzy propositions. Relationships between symptoms and diagnoses are interpreted as labels of fuzzy sets. It is shown how possibility measures (soft matching) can be used and combined to derive diagnoses after measurements on collected data. The concepts and methods are illustrated in a biomedical application on inflammatory protein variations. In the case of poor diagnostic classifications, it is introduced appropriate ponderations, acting on the characterizations of proteins, in order to decrease their relative influence. As a consequence, when pattern matching is achieved, the final ranking of inflammatory syndromes assigned to a given patient might change to better fit the actual classification. Defuzzification of results (i.e. diagnostic groups assigned to patients) is performed as a non fuzzy sets partition issued from a "separating power", and not as the center of gravity method commonly employed in fuzzy control. It is then introduced a model of fuzzy connectionist expert system, in which an artificial neural network is designed to build the knowledge base of an expert system, from training examples (this model can also be used for specifications of rules in fuzzy logic control). Two types of weights are associated with the connections: primary linguistic weights, interpreted as labels of fuzzy sets, and secondary numerical weights. Cell activation is computed through MIN-MAX fuzzy equations of the weights. Learning consists in finding the (numerical) weights and the network topology. This feed forward network is described and illustrated in the same biomedical domain as in the first part.

  • PDF

심층 패킷검사를 위한 정규표현식 패턴매칭 하드웨어 구조 (A Hardware Architecture of Regular Expression Pattern Matching for Deep Packet Inspection)

  • 윤상균;이규희
    • 한국컴퓨터정보학회논문지
    • /
    • 제16권5호
    • /
    • pp.13-22
    • /
    • 2011
  • 최근의 네트워크 침입탐지 시스템들은 침입패턴을 나타내는 데 정규표현식을 사용하고 있으며 빠른 심층 패킷 검사를 위해서 하드웨어 기반의 패턴매칭이 필요하다. 하드웨어 기반 정규표현식 패턴매칭에 대한 많은 연구가 이루어졌으나 {10}과 같은 제한반복 연산자에 대한 구현은 제약이 있었다. 본 논문에서는 일반적인 정규표현식 서브패턴에 대한 제한반복을 더 낮은 하드웨어 복잡도로 구현할 수 있는 제한반복 블록 구조를 제시하였다. 제안된 제한반복 블록은 단일 문자, 고정길이 문자 뿐 만 아니라 일반적인 정규표현식 서브패턴의 제한반복 구현도 가능하다. 제안된 제한반복 블록 구조는 모든 제한반복을 펼치지 않고 구현할 수 있도록 하여 정규표현식 패턴매칭 하드웨어를 더 효율적으로 구현할 수 있도록 하였다.

A Corner Matching Algorithm with Uncertainty Handling Capability

  • Lee, Kil-jae;Zeungnam Bien
    • 한국지능시스템학회:학술대회논문집
    • /
    • 한국퍼지및지능시스템학회 1997년도 춘계학술대회 학술발표 논문집
    • /
    • pp.228-233
    • /
    • 1997
  • An efficient corner matching algorithm is developed to minimize the amount of calculation. To reduce the amount of calculation, all available information from a corner detector is used to make model. This information has uncertainties due to discretization noise and geometric distortion, and this is represented by fuzzy rule base which can represent and handle the uncertainties. Form fuzzy inference procedure, a matched segment list is extracted, and resulted segment list is used to calculate the transformation between object of model and scene. To reduce the false hypotheses, a vote and re-vote method is developed. Also an auto tuning scheme of the fuzzy rule base is developed to find out the uncertainties of features from recognized results automatically. To show the effectiveness of the developed algorithm, experiments are conducted for images of real electronic components.

  • PDF

OrCAD 정합을 위한 수작업 도면 인식 (The hand-drawn diagram recognition for OrCAD matching)

  • 박영식;김진홍
    • 제어로봇시스템학회논문지
    • /
    • 제2권3호
    • /
    • pp.229-235
    • /
    • 1996
  • CAD diagrams generally consists of many basic components: symbols, character, and connection lines. Thus, to recognize the diagrams, it is necessary to extract each components, and understand their meanings and relation among them. This paper describes a method for linking basic components extracted efficiently from hand-down diagrams to OrCAD data format. Experimental results with a hand-drawn diagrams of electronic and logic circuit show utility of the proposed method.

  • PDF

논리 프로그래밍을 사용한 상태도의 오류검출과 상태 축소에 관한 연구 (Study on Error Check and State Reduction of State Diagram Using Logic Programming)

  • 이극;김민환;황희융
    • 대한전기학회논문지
    • /
    • 제35권11호
    • /
    • pp.487-494
    • /
    • 1986
  • This paper is concerned with the techniques of error check and reduction of state diagram using logic programming. Error check program aims to check not only syntax errors but also semantic errors. And reduction program optimizes the state diagram by finding the redundant equivalence states and removing those from the set of states. The input of both program is state diagram represented as state table form. The output of error check program is error comment. The output of reduction program is equivalence reduced state table. Both programs are implemented using prolog. Prolog has very powerful pattern matching, and its automatic back-tracking capabilities facilitate easy-to-write error check and reduction programs.

  • PDF

Fast Optimization by Queen-bee Evolution and Derivative Evaluation in Genetic Algorithms

  • Jung, Sung-Hoon
    • International Journal of Fuzzy Logic and Intelligent Systems
    • /
    • 제5권4호
    • /
    • pp.310-315
    • /
    • 2005
  • This paper proposes a fast optimization method by combining queen-bee evolution and derivative evaluation in genetic algorithms. These two operations make it possible for genetic algorithms to focus on highly fitted individuals and rapidly evolved individuals, respectively. Even though the two operations can also increase the probability that genetic algorithms fall into premature convergence phenomenon, that can be controlled by strong mutation rates. That is, the two operations and the strong mutation strengthen exploitation and exploration of the genetic algorithms, respectively. As a result, the genetic algorithm employing queen-bee evolution and derivative evaluation finds optimum solutions more quickly than those employing one of them. This was proved by experiments with one pattern matching problem and two function optimization problems.

Study on Design of Fingerprint Recognition Embedded System using Neural Network

  • Kim, Dong Han;Kim, Jung Hoon;Lee, Sang Hae
    • International Journal of Fuzzy Logic and Intelligent Systems
    • /
    • 제4권3호
    • /
    • pp.347-352
    • /
    • 2004
  • We generated blocks from the direction-extracted fingerprint during the pre-process of the fingerprint recognition algorithm and performed training by using the direction minutiae of each block as the input pattern of the neural network, so that we extracted the core points to use in the matching. Based on this, we designed the fingerprint recognition embedded system and tested it by using the control board and the serial communication to utilize it for a variety of application systems. As a result, we can verify the reliance satisfactorily.