• Title/Summary/Keyword: Parity Bit

Search Result 139, Processing Time 0.024 seconds

Effects of Variable Block Size Motion Estimation in Transform Domain Wyner-Ziv Coding

  • Kim, Do-Hyeong;Ko, Bong-Hyuck;Shim, Hiuk-Jae;Jeon, Byeung-Woo
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2009.01a
    • /
    • pp.381-384
    • /
    • 2009
  • In the Wyner-Ziv coding, compression performance highly depends on the quality of the side information since better quality of side information brings less channel noise and less parity bit. However, as decoder generates side information without any knowledge of the current Wyner-Ziv frame, it doesn't have optimal criterion to decide which block is more advantageous to generate better side information. Hence, in general, fixed block size motion estimation (ME) is performed in generating side information. By the fixed block size ME, the best coding performance cannot be attained since some blocks are better to be motion estimated in different block sizes. Therefore if there is a way to find appropriate ME block of each block, the quality of the side information might be improved. In this paper, we investigate the effects of variable block sizes of ME in generating side information.

  • PDF

An Error Correcting High Rate DC-Free Multimode Code Design for Optical Storage Systems (광기록 시스템을 위한 오류 정정 능력과 높은 부호율을 가지는 DC-free 다중모드 부호 설계)

  • Lee, June;Woo, Choong-Chae
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.11 no.3
    • /
    • pp.226-231
    • /
    • 2010
  • This paper proposes a new coding technique for constructing error correcting high rate DC-free multimode code using a generator matrix generated from a sparse parity-check matrix. The scheme exploits high rate generator matrixes for producing distinct candidate codewords. The decoding complexity depends on whether the syndrome of the received codeword is zero or not. If the syndrome is zero, the decoding is simply performed by expurgating the redundant bits of the received codeword. Otherwise, the decoding is performed by a sum-product algorithm. The performance of the proposed scheme can achieve a reasonable DC-suppression and a low bit error rate.

Combined Horizontal-Vertical Serial BP Decoding of GLDPC Codes with Binary Cyclic Codes (이진 순환 부호를 쓰는 GLDPC 부호의 수평-수직 결합 직렬 복호)

  • Chung, Kyuhyuk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39A no.10
    • /
    • pp.585-592
    • /
    • 2014
  • It is well known that serial belief propagation (BP) decoding for low-density parity-check (LDPC) codes achieves faster convergence without any increase of decoding complexity per iteration and bit error rate (BER) performance loss than standard parallel BP (PBP) decoding. Serial BP (SBP) decoding, such as horizontal SBP (H-SBP) decoding or vertical SBP (V-SBP) decoding, updates check nodes or variable nodes faster than standard PBP decoding within a single iteration. In this paper, we propose combined horizontal-vertical SBP (CHV-SBP) decoding. By the same reasoning, CHV-SBP decoding updates check nodes or variable nodes faster than SBP decoding within a serialized step in an iteration. CHV-SBP decoding achieves faster convergence than H-SBP or V-SBP decoding. We compare these decoding schemes in details. We also show in simulations that the convergence rate, in iterations, for CHV-SBP decoding is about $\frac{1}{6}$ of that for standard PBP decoding, while the convergence rate for SBP decoding is about $\frac{1}{2}$ of that for standard PBP decoding. In simulations, we use recently proposed generalized LDPC (GLDPC) codes with binary cyclic codes (BCC).

High Diversity Transceiver for Low Power Differentially Encoded OFDM System

  • Nadeem, Faisal;Zia, Muhammad;Mahmood, Hasan;Bhatti, Naeem;Haque, Ihsan
    • ETRI Journal
    • /
    • v.38 no.1
    • /
    • pp.90-99
    • /
    • 2016
  • In this work, we investigate differentially encoded blind transceiver design in low signal-to-noise ratio (SNR) regimes for orthogonal frequency-division multiplexing (OFDM) signaling. Owing to the fact that acquisition of channel state information is not viable for short coherence times or in low SNR regimes, we propose a time-spread frequency-encoded method under OFDM modulation. The repetition (spreading) of differentially encoded symbols allows us to achieve a target energy per bit to noise ratio and higher diversity. Based on the channel order, we optimize subcarrier assignment for spreading (along time) to achieve frequency diversity of an OFDM modulated signal. We present the performance of our proposed transceiver design and investigate the impact of Doppler frequency on the performance of the proposed differentially encoded transceiver design. To further improve reliability of the decoded data, we employ capacity-achieving low-density parity-check forward error correction encoding to the information bits.

Design and Performance Evaluation of Multilevel LDPC Codes (다중 레벨 LDPC 부호의 설계 및 성능 분석)

  • ;Yu Yi;Jia Hou
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.1
    • /
    • pp.51-59
    • /
    • 2004
  • We design multilevel coding(MLC) with a semi bit-interleaved coded modulation(BICM) scheme based on low density parity check(LDPC) codes. Different from traditional designs, we joint the MLC and BICM together by using the Gray mapping, which can transmit the multimedia data over several equivalent channels with different code rates. To get a good performance from signal-to-noise ratio(SNR) very close to the capacity of the additive white Gaussian noise(AWGN) channel, random regular LDPC code and a simple semi-algebra LDPC(SA-LDPC) code are discussed in MLC with parallel independent decoding(PID). Finally, the numerical results demonstrate that the proposed scheme could achieve both power and bandwidth efficiency for multimedia communication system.

Implementation of High Speed LDPC Decode for Multi-Giga bps Cable Communication Service (Multi-Giga bps 케이블 통신 서비스를 위한 고속 LDPC 복호기 구현)

  • Jung, Joon-Young;Choi, Dong-Joon;Hur, Namho
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2015.07a
    • /
    • pp.301-302
    • /
    • 2015
  • 케이블 방송망에서 멀티-Gbps(Giga bit per second) 초고속 인터넷 서비스 제공을 위해 최근 북미에서 DOCSIS 3.1(Data over Cable Service Interface Specifications Version 3.1) 표준을 발표하였다. DOCSIS 3.1 은 최대 10Gbps 하향 데이터 전송과 최대 2Gbps 의 상향 데이터 전송을 목표로 한다. DOCSIS 3.1 이 이전 DOCSIS 표준들과 다른 점은 전송 효율을 높이기 위해 물리계층 전송 방식에 큰 변화를 주었다는 점이다. 기존 6MHz 대역폭의 단일 반송파 전송 방식에서 최대 192MHz 광역 채널의 다중 반송파 전송 방식으로 변경하였다. 또한 채널 오류정정 방식으로 BCH(Bose, Chaudhuri, and Hocquenghem)와 LDPC(Low Density Parity Check) 연접부호를 적용하여, 이로 인한 SNR 성능 이득 통해 4096-QAM 의 고차 변조를 지원한다. 본 논문에서는 최대 192MHz 의 광역 채널로 전송되는 약 2Gbps 의 전송 데이터에 대한 채널 오류 정정을 위해 고속의 LDPC 복호기 구현 방법을 제시한다.

  • PDF

Multiple UART Communications Using CAN Bus (CAN 버스를 이용한 다중 UART 통신)

  • Kang, Tae-Wook;Lee, Seongsoo
    • Journal of IKEEE
    • /
    • v.24 no.4
    • /
    • pp.1184-1187
    • /
    • 2020
  • This paper proposes an in-vehicle network controller fully exploiting the advantages of UART (Universal Asynchronous Receiver/Transmitter) and CAN (Controller Area Network). UART is used in 1-to-1 communication and it exploits parity bit for data integrity check. The proposed in-vehicle network controller converts UART into CAN, which enables multiple communications along with 1-to-1 communication. Also, the proposed in-vehicle network controller exploits CRC (cyclic redundancy check) for data integrity check, which increases communication reliability. CAN is controlled by microprocessor, but the proposed in-vehicle network controller can be controlled by any devices compliant with RS-232, RS-422, and RS-485.

The Elementary Students' Understanding of Computer Science Through The Computer Science Show Program (컴퓨터과학 쇼를 통한 초등학생의 정보교육에 대한 인식변화)

  • Han, Byoungrae
    • Journal of The Korean Association of Information Education
    • /
    • v.21 no.2
    • /
    • pp.209-217
    • /
    • 2017
  • Recently SW education has been emphasized in Korea, but many students do not have many opportunities to learn computer science. In this paper, I organized a computer science show to enhance interest and understanding of computer science. The computer science show consisted of understanding binary systems, send a text message, parity bit magic, finding a number card, and collecting colors (orange games). I applied the computer science show to elementary school students and looked at the results. Most of the students who participated in computer science shows did not have an "participation experience of computer science shows". As result of surveys, many students answered "I am interesting about computer science shows," "I am interested in computer science," and "I would recommend it to my friends nearby." Through research, I learned that computer science shows are a way for elementary students to draw interest in computer science and to create curiosity and interest in computer science. I found from research that computer science shows are a way to reduce students' learning burdens and to increase interest in computer science.

A Study on Horizontal Shuffle Scheduling for High Speed LDPC decoding in DVB-S2 (DVB-S2 기반 고속 LDPC 복호를 위한 Horizontal Shuffle Scheduling 방식에 관한 연구)

  • Lim, Byeong-Su;Kim, Min-Hyuk;Jung, Ji-Won
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.10
    • /
    • pp.2143-2149
    • /
    • 2012
  • DVB-S2 employs LDPC codes which approach to the Shannon's limit, since it has characteristics of a good distance, error floor does not appear. Furthermore it is possible to processes full parallel processing. However, it is very difficult to high speed decoding because of a large block size and number of many iterations. This paper present HSS algorithm to reduce the iteration numbers without performance degradation. In the flooding scheme, the decoder waits until all the check-to-variable messages are updated at all parity check nodes before computing the variable metric and updating the variable-to-check messages. The HSS algorithm is to update the variable metric on a check by check basis in the same way as one code draws benefit from the other. Eventually, LDPC decoding speed based on HSS algorithm improved 30% ~50% compared to conventional one without performance degradation.

On Adaptive LDPC Coded MIMO-OFDM with MQAM on Fading Channels (페이딩 채널에서 적응 LDPC 부호화 MIMO-OFDM의 성능 분석)

  • Kim, Jin-Woo;Joh, Kyung-Hyun;Ra, Keuk-Hwan
    • 전자공학회논문지 IE
    • /
    • v.43 no.2
    • /
    • pp.80-86
    • /
    • 2006
  • The wireless communication based on LDPC and adaptive spatial-subcarrier coded modulation using MQAM for orthogonal frequency division multiplexing (OFDM) wireless transmission by using instantaneous channel state information and employing multiple antennas at both the transmitter and the receiver. Adaptive coded modulation is a promising idea for bandwidth-efficient transmission on time-varying, narrowband wireless channels. On power limited Additive White Gaussian Noise (AWGN) channels, low density parity check (LDPC) codes are a class of error control codes which have demonstrated impressive error correcting qualities, under some conditions performing even better than turbo codes. The paper demonstrates OFDM with LDPC and adaptive modulation applied to Multiple-Input Multiple-Output (MIMO) system. An optimization algorithm to obtain a bit and power allocation for each subcarrier assuming instantaneous channel knowledge is used. The experimental results are shown the potential of our proposed system.