• 제목/요약/키워드: Parallel Process

검색결과 1,462건 처리시간 0.03초

부구조기법을 이용한 병렬 고유치해석 알고리즘 개발 (Development of Parallel Eigenvalue Solution Algorithm with Substructuring Techniques)

  • 김재홍;성창원;박효선
    • 한국전산구조공학회:학술대회논문집
    • /
    • 한국전산구조공학회 1999년도 가을 학술발표회 논문집
    • /
    • pp.411-420
    • /
    • 1999
  • The computational model and a new eigenvalue solution algorithm for large-scale structures is presented in the form of parallel computation. The computational loads and data storages required during the solution process are drastically reduced by evenly distributing computational loads to each processor. As the parallel computational model, multiple personal computers are connected by 10Mbits per second Ethernet card. In this study substructuring techniques and static condensation method are adopted for modeling a large-scale structure. To reduce the size of an eigenvalue problem the interface degrees of freedom and one lateral degree of freedom are selected as the master degrees of freedom in each substructure. The performance of the proposed parallel algorithm is demonstrated by applying the algorithm to dynamic analysis of two-dimensional structures.

  • PDF

IoT/에지 컴퓨팅에서 저전력 메모리 아키텍처의 개선 연구 (A Study on Improvement of Low-power Memory Architecture in IoT/edge Computing)

  • 조두산
    • 한국산업융합학회 논문집
    • /
    • 제24권1호
    • /
    • pp.69-77
    • /
    • 2021
  • The widely used low-cost design methodology for IoT devices is very popular. In such a networked device, memory is composed of flash memory, SRAM, DRAM, etc., and because it processes a large amount of data, memory design is an important factor for system performance. Therefore, each device selects optimized design factors such as function, performance and cost according to market demand. The design of a memory architecture available for low-cost IoT devices is very limited with the configuration of SRAM, flash memory, and DRAM. In order to process as much data as possible in the same space, an architecture that supports parallel processing units is usually provided. Such parallel architecture is a design method that provides high performance at low cost. However, it needs precise software techniques for instruction and data mapping on the parallel architecture. This paper proposes an instruction/data mapping method to support optimized parallel processing performance. The proposed method optimizes system performance by actively using hardware and software parallelism.

임프린팅법을 이용한 YSnO 박막의 표면 이방성 획득과 액정 배향 특성 연구 (Homogeneous Liquid Crystal Alignment on Anisotropic YSnO Surface by Imprinting Method)

  • 오병윤
    • 한국전기전자재료학회논문지
    • /
    • 제33권1호
    • /
    • pp.21-24
    • /
    • 2020
  • We investigated a solution-driven Yttrium Tin Oxide (YSnO) film that was imprinted using a parallel nanostructure as a liquid crystal (LC) alignment layer. The imprinting process was conducted at the annealing temperature of 100℃. To evaluate the effect of this process, we conducted surface analyses including atomic force microscopy (AFM). During imprinting, the surface roughness was reduced, and anisotropic characteristics were observed. Planar LC alignment was observed at a pretilt angle of 0.22° on YSnO film. Surface anisotropy induced by imprinting method forces LC to align along the direction of the parallel nanostructure, which is an alternative to conventional polyimide treated using a rubbing process.

Scheduler for parallel processing with finely grained tasks

  • Hosoi, Takafumi;Kondoh, Hitoshi;Hara, Shinji
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1991년도 한국자동제어학술회의논문집(국제학술편); KOEX, Seoul; 22-24 Oct. 1991
    • /
    • pp.1817-1822
    • /
    • 1991
  • A method of reducing overhead caused by the processor synchronization process and common memory accesses in finely grained tasks is described. We propose a scheduler which considers the preparation time during searching to minimize the redundant accesses to shared memory. Since the suggested hardware (synchronizer) determines the access order of processors and bus arbitration simultaneously by including the synchronization process into the bus arbitration process, the synchronization time vanishes. Therefore this synchronizer has no overhead caused by the processor synchronization[l]. The proposed scheduler algorithm is processed in parallel. The processes share the upper bound derived by each searching and the lower bound function is built considering the preparation time in order to eliminate as many searches as possible. An application of the proposed method to a multi-DSP system to calculate inverse dynamics for robot arms, showed that the sampling time can be twice shorter than that of the conventional one.

  • PDF

검사공정의 작업배분을 위한 휴리스틱 알고리즘 개발 (Heuristic algorithm to assign job in inspection process)

  • 이석환;박승헌
    • 대한안전경영과학회지
    • /
    • 제10권3호
    • /
    • pp.253-265
    • /
    • 2008
  • In this paper, we developed a heuristic algorithm to assign job to workers in parallel line inspection process without sequence. Objective of assigning job in inspection process is only to assign job to workers evenly. But this objective needs much time and effort since there are many cases in assigning job and cases increase geometrically if the number of job and worker increases. In order to solve this problem, we proposed heuristic algorithm to assign job to workers evenly. Experiments of assigning job are performed to evaluate performance of this heuristic algorithm. The result shows that heuristic algorithm can find the optimal solution to assign job to workers evenly in many type of cases. Especially, in case there are more than two optimal solutions, this heuristic algorithm can find the optimal solution with 98% accuracy.

Degree of Overlapping Design Activities in Vehicle Development:A System Dynamics Approach

  • Lee, Sang-Don;Lim, Ik-Sung
    • International Journal of Quality Innovation
    • /
    • 제8권2호
    • /
    • pp.115-131
    • /
    • 2007
  • The vehicle development process (VDP) is iterative in nature with numerous interactions and information flows between design groups and between development phases. The VDP has been changed from a sequential-functional development to a concurrent-team based approach. Concurrent execution of design activities may reduce the development lead-time, but it increases the managerial complexity in the VDP. A system dynamics model was developed to understand the transient behavior of parallel, overlap, and sequential processes in the VDP and to determine the optimal level of overlapping considering the development lead-time and total number of reworks. The simulation results showed that different execution processes should be used, depending upon the intensity of reworks.

페푸프 제어 시스템을 위한 퍼지-신경망 기방 고장 진단 시스템의 개발 (Development of Neuro-Fuzzy-Based Fault Diagnostic System for Closed-Loop Control system)

  • 김성호;이성룡;강정규
    • 제어로봇시스템학회논문지
    • /
    • 제7권6호
    • /
    • pp.494-501
    • /
    • 2001
  • In this paper an ANFIS(Adativo Neuro-Fuzzy Inference System)- based fault detection and diagnosis for a closed loop control system is proposed. The proposed diagnostic system contains two ANFIS. One is run as a parallel model within the model in closed loop control(MCL) and the other is run as a series-parallel model within the process in closed loop(PCL) for the generation of relevant symptoms for fault diagnosis. These symptoms are further processed by another classification logic with simple rules and neural network for process and controller fault diagnosis. Experimental results for a DC shunt motor control system illustrate the effectiveness of the proposed diagnostic scheme.

  • PDF

A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications

  • Lyuh, Chun-Gi;Suk, Jung-Hee;Chun, Ik-Jae;Roh, Tae-Moon
    • ETRI Journal
    • /
    • 제31권6호
    • /
    • pp.709-716
    • /
    • 2009
  • In this paper, we propose a novel reconfigurable processor using dynamically partitioned single-instruction multiple-data (DP-SIMD) which is able to process multimedia data. The SIMD processor and parallel SIMD (P-SIMD) processor, which is composed of a number of SIMD processors, are usually used these days. But these processors are inefficient because all processing units (PUs) should process the same operations all the time. Moreover, the PUs can process different operations only when every SIMD group operation is predefined. We propose a processor control method which can partition parallel processors into multiple SIMD-based processors dynamically to enhance efficiency. For performance evaluation of the proposed method, we carried out the inverse transform, inverse quantization, and motion compensation operations of H.264 using processors based on SIMD, P-SIMD, and DP-SIMD. Experimental results show that the DP-SIMD control method is more efficient than SIMD and P-SIMD control methods by about 15% and 14%, respectively.

계측용 공간필터의 가변적 다치화된 가중치 실현에 관한 연구 (A Study on the Realization of Variable Spatial Filtering Detector with Multi-Value Weighting Function)

  • 정준익;한영배;고현민;노도환
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 추계학술대회 논문집 학회본부 B
    • /
    • pp.481-483
    • /
    • 1998
  • In general, spatial filtering method was proposed to simplify measurement system through parallel Processing hardware. Spatial filtering is a method of detection that we can get a spatial pattern information, as we process a special space pattern, to say, as we process spatial parallel process by using the spatial weighting function. The important processing characteristics will be depended in according to how ire design a spatial weighting function, a spatial sensitive distribution. The form of the weighting function which is realized from the generally used spatial filtering is fixed and the weighting value was already became a binary-value. In this paper, we propose a new method in order to construct adaptive measurement systems. This method is a weighting function design to make multi-valued and variable.

  • PDF

병렬라인 검사공정의 작업배분을 위한 휴리스틱 알고리즘의 성능 개선 (Performance improvement of heuristic algorithm to assign job in parallel line inspection process)

  • 박승헌;이석환
    • 대한안전경영과학회지
    • /
    • 제14권1호
    • /
    • pp.167-177
    • /
    • 2012
  • In this paper, we raised the performance of heuristic algorithm to assign job to workers in parallel line inspection process without sequence. In previous research, we developed the heuristic algorithm. But the heuristic algorithm can't find optimal solution perfectly. In order to solve this problem, we proposed new method to make initial solution called FN(First Next) method and combined the new FN method and old FE method using previous heuristic algorithm. Experiments of assigning job are performed to evaluate performance of this FE+FN heuristic algorithm. The result shows that the FE+FN heuristic algorithm can find the optimal solution to assign job to workers evenly in many type of cases. Especially, in case there are optimal solutions, this heuristic algorithm can find the optimal solution perfectly.