• Title/Summary/Keyword: Parallel Communication

Search Result 1,117, Processing Time 0.022 seconds

Document Summarization using Semantic Feature and Hadoop (하둡과 의미특징을 이용한 문서요약)

  • Kim, Chul-Won
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.9
    • /
    • pp.2155-2160
    • /
    • 2014
  • In this paper, we proposes a new document summarization method using the extracted semantic feature which the semantic feature is extracted by distributed parallel processing based Hadoop. The proposed method can well represent the inherent structure of documents using the semantic feature by the non-negative matrix factorization (NMF). In addition, it can summarize the big data document using Hadoop. The experimental results demonstrate that the proposed method can summarize the big data document which a single computer can not summarize those.

Performance Analysis of Turbo Encoded Parallel Interference Canceller over Rayleigh Fading Channel (Rayleigh 페이딩 채널에서 터보부호화 병렬간섭제거기의 성능 분석)

  • 박재오;이정재
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2000.12a
    • /
    • pp.21-24
    • /
    • 2000
  • In this paper a new scheme combining the turbo coder with parallel interference canceller, which effectively mitigates the effects of multiple access interferences and Rayleigh fades in the BS-CDMA mobile communication systems, is proposed. Using the Monte-Carlo simulation, the performance of this scheme in terms of the number of users and signal to noise ratio under AWGN and Rayleigh fading environment is analyzed.

  • PDF

A Nearly Optimal One-to-Many Routing Algorithm on k-ary n-cube Networks

  • Choi, Dongmin;Chung, Ilyong
    • Smart Media Journal
    • /
    • v.7 no.2
    • /
    • pp.9-14
    • /
    • 2018
  • The k-ary n-cube $Q^k_n$ is widely used in the design and implementation of parallel and distributed processing architectures. It consists of $k^n$ identical nodes, each node having degree 2n is connected through bidirectional, point-to-point communication channels to different neighbors. On $Q^k_n$ we would like to transmit packets from a source node to 2n destination nodes simultaneously along paths on this network, the $i^{th}$ packet will be transmitted along the $i^{th}$ path, where $0{\leq}i{\leq}2n-1$. In order for all packets to arrive at a destination node quickly and securely, we present an $O(n^3)$ routing algorithm on $Q^k_n$ for generating a set of one-to-many node-disjoint and nearly shortest paths, where each path is either shortest or nearly shortest and the total length of these paths is nearly minimum since the path is mainly determined by employing the Hungarian method.

The ouput impedance control strategy for UPS with wirless parallel opertaion (UPS 시스템의 무선 병렬 운전을 위한 출력 임피던스 제어 기법)

  • Kim, Jeong-Woo;Han, Sanghun;Koo, Tae-Guen;Choe, Gyu-Ha;Cho, Younghoon
    • Proceedings of the KIPE Conference
    • /
    • 2016.11a
    • /
    • pp.19-20
    • /
    • 2016
  • This study deals with the control method of the output impedance for the UPS(Uninterruptible Power Supply) system's wireless parallel opertaion. In order to avoid using any communication between modules, the P/Q droop method was applied. The experiment result based on NPC(Neutral Point Clamped) inverters is included.

  • PDF

Concatenated Coding System for an Effective Error Correction (효율적인 에러 정정을 위한 콘케티네이티드 코팅 시스템)

  • Kang, Beob Joo;Kang, Chang Eon
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.3
    • /
    • pp.309-316
    • /
    • 1986
  • A concatenated coding system using a binary code as the inner code and a nonbinary code as the outer code has been constructed for the purpose of error correction. The complexity of a conventional coding system grows exponentially as the code length of a block code becomes longer. To reduce the complexity for ling code, an effective communication system has been proposed by cascading two codes-binary and norbinary codes. Using a parallel-to-serial circuit and a serial-to-parallel circuit, the concatenated coding system has been designed and constructed by empolying a (7,3) burst error correcting code as the inner code and a (7,3) Reed-Solomon code as the outer code. This system has been simulated and tested using a micro-computer. For the (49,9) concatenated coding system, the error probability of the channel has been evaluated and compared to different coding systems.

  • PDF

A User Detection Technique Based on Parallel Orthogonal Matching Pursuit for Large-Scale Random Access Networks (대규모 랜덤 액세스 네트워크에서 병렬 직교매칭퍼슛 기술을 이용한 사용자 검출 기법)

  • Park, Jeonghong;Jung, Bang Chul;Kim, Jinwoo;Kim, Jeong-Pil
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.6
    • /
    • pp.1313-1320
    • /
    • 2015
  • In this paper, we propose a user detection technique based on parallel orthogonal matching pursuit (POMP) for uplink multi-user random access networks (RANs) with a number of users and receiver antennas. In general RANs, it is difficult to estimate the number of users simultaneously transmitting packets at the receiver because users with data send the data without grant of BS. In this paper, therefore, we modify the original POMP for the RAN and evaluate its performances through extensive computer simulations. Simulation results show that the proposed POMP can effectively detect activated users more than about 2%~8% compared with the conventional OMP in RANs.

A Compressed Sensing-Based Signal Recovery Technique for Multi-User Spatial Modulation Systems (다중사용자 공간변조시스템에서 압축센싱기반 신호복원 기법)

  • Park, Jeonghong;Ban, Tae-Won;Jung, Bang Chul
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39A no.7
    • /
    • pp.424-430
    • /
    • 2014
  • In this paper, we propose a compressed sensing-based signal recovery technique for an uplink multi-user spatial modulation (MU-SM) system. In the MU-SM system, only one antenna among $N_t$ antennas of each user becomes active by nature. Thus, this characteristics is exploited for signal recovery at a base station. We modify the conventional orthogonal matching pursuit (OMP) algorithm which has been widely used for sparse signal recovery in literature for the MU-SM system, which is called MU-OMP. We also propose a parallel OMP algorithm for the MU-SM system, which is called MU-POMP. Specifically, in the proposed algorithms, antenna indices of a specific user who was selected in the previous iteration are excluded in the next iteration of the OMP algorithm. Simulation results show that the proposed algorithms outperform the conventional OMP algorithm in the MU-SM system.

The Performance Evaluation of Parallel and Single Structure MCMA-MDD Adaptive Equalizer for 16-QAM Signal (16-QAM 신호에대한 병렬 구조와 단일 구조를 갖는 MCMA-MDD 적응 등화기의 성능 평가)

  • Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.4
    • /
    • pp.15-22
    • /
    • 2012
  • This paper deals with the performance comparison and evaluation of blind adaptive equalizer, the PMCMA-MDD and DW-MCMA, that is used for compensation of the amplitude and phase distortion which occurs in the time dispersive channel. Basically, these algorithms are modification of MCMA cost function in order to obtain the fast convergence speed and reduced residual isi by taking the parallel and serial double structured and the combination of the concept of RCA for the updating the tap coefficient. We implements the algorithm of it and compare the recovered constellation, residual isi, MSE characteristics curve and SER in the signal to noise ratio given the time dispersive channel. As a result of simulation, the PMCMA-MDD has a good in recovered constellation than DW-MCMA. But in the SER, the DW-MCMA has a good than PMCMA-MDD.

Performance Improvement of MCMA Equalizer with Parallel Structure (병렬 구조를 갖는 MCMA 등화기의 성능 개선)

  • Yoon, Jae-Sun;Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.11 no.5
    • /
    • pp.27-33
    • /
    • 2011
  • In digital communication system that the Modified Constant Modulus Algorithm (MCMA) reduced the use of the adaptive equalization algorithm to combat the Inter-symbol Interference (ISI). MCMA is relatively brief operation. The major point of MCMA that it only achieves moderate convergence rate and steady state mean square error (MSE). In this paper suggest, MCMA equalization improve the performance with parallel structure. It combines Modified Constant Modulus Algorithm(MCMA) and Modified Decision Directed(MDD) algorithm. By exploiting the inherent structural relationship between the 4-QAM signal's coordinates and 16-QAM signal's coordinates, another style of cost function for Modified Constant Modulus Algorithm(MCMA) is defined and If it happen to offset of received signals and MCMA is poor performance in order to overcome this because the paper combines apply for MCMA and MDD(Modified Decision Direct) algorithm. By computer simulation, we confirmed that the proposed PMCMA-MDD algorithm has the fater convergence rate and steady mean square error than the conventional MCMA.

A FPGA Design of High Speed LDPC Decoder Based on HSS (HSS 기반의 고속 LDPC 복호기 FPGA 설계)

  • Kim, Min-Hyuk;Park, Tae-Doo;Jung, Ji-Won
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.23 no.11
    • /
    • pp.1248-1255
    • /
    • 2012
  • LDPC decoder architectures are generally classified into serial, parallel and partially parallel architectures. Conventional method of LDPC decoding in general give rise to a large number of computation operations, mass power consumption, and decoding delay. It is necessary to reduce the iteration numbers and computation operations without performance degradation. This paper studies horizontal shuffle scheduling(HSS) algorithm and self-correction normalized min-sum(SC-NMS) algorithm. In the result, number of iteration is half than conventional algorithm and performance is almost same between sum-product(SP) and SC-NMS. Finally, This paper implements high-speed LDPC decoder based on FPGA. Decoding throughput is 816 Mbps.