• Journal of IKEEE
• /
• v.23 no.3
• /
• pp.800-804
• /
• 2019

This paper presents a dual-loop sub-sampling digital PLL for a 2.4 GHz IoT applications. The PLL initially performs a divider-based coarse lock and switches to a divider-less fine sub-sampling lock. It achieves a low in-band phase noise performance by enabling the use of a high resolution time-to-digital converter (TDC) and a digital-to-time converter (DTC) in a selected timing range. To remove the difference between the phase offsets of the coarse and fine loops, a phase offset calibration scheme is proposed. The phase offset of the fine loop is estimated during the coarse lock and reflected in the coarse lock process, resulting in a smooth transition to the fine lock with a stable fast settling. The proposed digital PLL is designed by SystemVerilog modeling and Verilog-HDL and fully verified with simulations.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.11
• /
• pp.1074-1080
• /
• 2013

The low phase noise and wideband frequency synthesizer has been designed by using YTO. Offset PLL structure is used for reducing a division ratio of feedback loop. The phase noise modeling is applied to optimize loop filter of PLL and YTO module. And DDS is used as reference signal of frequency synthesizer for fine resolution. The fabricated wideband frequency synthesizer has the output frequency of 3.2 GHz to 6.8 GHz, phase noise of -107 dBc/Hz at 10 kHz offset from the carrier and frequency resolution of 1 Hz. The measured phase noise is well agreed with the simulated one.

• Proceedings of the Acoustical Society of Korea Conference
• /
• 1998.06c
• /
• pp.361-364
• /
• 1998

주파수 합성기는 주로 PLL을 이용하여 설계하는데, PLL(Phase-lock loop)이란 출력신호 주파수를 항상 일정하게 유지하도록 구성된 주파수 부귀환 회로로써 기본적인 구성은 위상출력기, 저역통과필터, 전압 제어 발진기로 이루어진다. 이런 PLL의 기본적인 구성에 프로그래머블카운터를 VCO의 출력단에 부가하여 구성한 형태가 주파수합성기이다. 이 주파수합성기의 출력을 프로그래머블 디바이더에 입력하기 전에 주파수를 낮출 필요가 있는데, 현재 슈퍼헤테로다인 다운 컨버터방식과 프리스케일러방식과 펄스 스웰로 카운터를 사용하는 방식 등의 3가지 방법이 있다. 본 논문에서는 펄스 스웰로 카운터 방식의 주파수 합성기를 MATLAB의 GUI환경과 병행하여 시뮬레이션 과정을 통한 동작특성을 이해하고, 한 화면에서 이루어지는 조작에 의해 모든 주파수 합성기의 요소를 관찰할 수 있도록 모델링하였다. 그리고, 모델링한 주파수합성기와 실제 주파수합성기에서 예상되는 출력과 비교하여 그 결과에 있어서 얼마나 유사한지 살펴보았다.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.11
• /
• pp.1640-1646
• /
• 2013

Conventional power conversion unit that is a major part of the propulsion system has applied GTO thyristor as a switching semiconductor device of main circuit since introduction of the 8200 electric locomotive. But problem that quick maintenance is difficult and its cost is increasing occurs because major components of the power conversion unit are slowly discontinued. To solve these, in this paper, it was analyzed the response characteristic of the propulsion system modeling of the 8200 electric locomotive using IGBT which is applied recently to ensure propulsion control technology. As results of response for a Propulsion system modeling, it show that a power conversion unit is controlled by PLL(Phase-locked loop) and SVPWM(Space Voltage PWM) respectively.

• Journal of Power Electronics
• /
• v.15 no.1
• /
• pp.65-77
• /
• 2015

Resonant converters are well suited for induction heating (IH) applications due to their advantages such as efficiency and power density. The control systems of these appliances should provide smooth and wide power control with fewer losses. In this paper, a simple phase locked loop (PLL) based variable duty cycle (VDC) pulse density modulation (PDM) power control scheme for use in class-D inverters for IH loads is proposed. This VDC PDM control method provides a wide power control range. This control scheme also achieves stable and efficient Zero-Voltage-Switching (ZVS) operation over a wide load range. Analysis and modeling of an IH load is done to perform a time domain simulation. The design and output power analysis of a class-D inverter are done for both the conventional pulse width modulation (PWM) and the proposed PLL based VDC PDM methods. The control principles of the proposed method are described in detail. The validity of the proposed control scheme is verified through MATLAB simulations. The PLL loop maintains operation closer to the resonant frequency irrespective of variations in the load parameters. The proposed control scheme provides a linear output power variation to simplify the control logic. A prototype of the class-D inverter system is implemented to validate the simulation results.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.63 no.10
• /
• pp.1467-1472
• /
• 2014

This paper study on powering characteristic on speed variation of propulsion system of prototype 8200 electric locomotive propulsion system through simulation modeling. For this purpose, it being applied in the field of railway IGBT (Insulated Gate Bipolar Transistor) elements are used. Converter was performed PLL (Phase-Locked Loop) control method that is used to control the phase and output voltage, and the inverter was carried an indirect vector control method to control the speed of traction motor. The results of simulation by modeling and experimental unit, we was confirmed that converter is controlled a unity power factor and output voltage by reference voltage. Also traction motor was controlled by indirect vector control and SVPWM inverter switching method very well.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.2
• /
• pp.342-348
• /
• 2015

In this paper, fuel cell power generation system that is being studied in recent railway field was applied to compensate for the voltage drop due to the load as driving electric vehicle. PSIM simulation program is to be used to implement the modeling of the electric railway for AC AT feeder system. For it, It was applied to the product-type single-phase PLL algorithm, step-down converter is controlled as power so as to have the fuelcell generation system. Based on it's result, a reactive power due to the catenary impedance in accordance with the current flowing is compensated as linked with fuelcell generation system which supplied the current to the power supply grid. and then its performance was confirmed that voltage compensation effect obtained at SubStation (SS), SubSectioning Post (SSP), Sectioning Post (SP).

• Proceedings of the IEEK Conference
• /
• 2006.06a
• /
• pp.521-522
• /
• 2006

This paper presents behavioral models using SIMULINK and Verilog-a for a PLL based fractional-N frequency synthesizer. The SIMULINK modeling was built in the frequency-time mixed domain whereas the Verilog-a modeling was built purely in the time domain. The simulated results of the two models were verified to show the same performance within the error tolerance. This top-down design method can provide the readiness for the transistor-level design.

• Proceedings of the IEEK Conference
• /
• 1999.11a
• /
• pp.336-339
• /
• 1999

In this paper, we describe the accommodation of the PRML technique for the high speed and high density optical disk systems, which has been very effective in the high density HDD systems. To make the PRML technique adequate for the optical disk systems, the channel modeling and the simulation are performed. Finally, the architecture has been designed and realized into an ASIC. We have focused on the differences of PRML architecture between the HDD system and the optical disk system, and the digital realization of the PLL which has been realized with analog circuits.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.10
• /
• pp.154-160
• /
• 1990

System modeling for Heterodyne/Coherent Optical BFSK receiver is described and its receiver performance is evaluated. Receiver performance is deteriorated due to both shot noise and laser phase nois. Therefore, to minimize these noise impacts PLL loop natural frequency is selected optimally. For different power penalty due to phase error, required phase error variance to achieve $BER=10^{-9}$, nomalized loop power, and laser linewidth/bit rate(${\Delta\nu}s/Rb$) are derived. For 0.5dB power penalty, phase error variance=0.035(${rad^2}$), photon numbers=20.0, nomalized loop power = $3.8{\times}10^{-3}$(electron/s per herz), and ${\Delta\nu}s/Rb=5.24{\times}10^{-3}$ are obtained.