• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.66 no.1
• /
• pp.211-215
• /
• 2017

The APF (All Pass Filter) method that utilizes the computational power of the controller is most commonly used. However, since the calculation of the filter coefficient is complicated, the calculation is carried out in advance. It is difficult to apply it to the frequency fluctuation environment because the coefficient value is fixed. In this paper, a new control method of single phase PLL that can be usefully used in PWM converter device for electric railway was explained. Comparison and examination of similarities and differences between the conventional APF method PLL controller method and the newly proposed modified MA filter method PLL technique were performed. The possibility of implementation of the modified MA filter method through computer simulation was analyzed. In conclusion, the method proposed as the conclusion was applied to the APU(Auxiliary Power System) of 8200 Series Electric Locomotive and its usefulness was confirmed.

• Proceedings of the KIPE Conference
• /
• 2018.11a
• /
• pp.104-106
• /
• 2018

The harmonics and the DC offset in the grid can cause serious synchronization problems for grid connected inverters (GCIs) which leads not able to satisfy the IEEE 519 and p1547 standards in terms of phase and frequency variations. In order to guarantee the smooth and reliable synchronization of GCIs with the grid, Phase Locked Loop (PLL) is the crucial element. Typically, the performance of the PLL is assessed to limit the grid disturbances e.g. grid harmonics, DC Offset and voltage sag etc. To ensure the quality of GCI, the PLL should be precise in estimating the grid amplitude, frequency and phase. Therefore, in this paper a novel Robust PLL technique called Digital Lock-in Amplifier (DLA) PLL is proposed. The proposed PLL estimate the frequency variations and phase errors accurately even in the highly distorted grid voltage conditions like grid voltage harmonics, DC offsets and grid voltage sag. To verify the performance of proposed method, it is compared with other six conventional used PLLs (CCF PLL, SOGI PLL, SOGI LPF PLL, APF PLL, dqDSC PLL, MAF PLL). The comparison is done by simulations on MATLAB Simulink. Finally, the experimental results are verified with Single Phase GCI Prototype.

• Journal of Satellite, Information and Communications
• /
• v.5 no.1
• /
• pp.17-21
• /
• 2010

In this paper, we have introduced a new way to design low phase noise PLL which can apply to the Ultra wideband as meeting performance requirements based on structure improvement, circuit supplement, upgraded design method. Before development of the PLL, we simulated spectrum power, phase noise, harmonic characteristic by using ADS(Advanced Designed System). And, we compared result between measurement and simulation. Finally, we confirm a satisfying result which meet performance requirements between required standard and measured value. It will be useful for transceiver of service which operate in Ultra wideband.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2005.06a
• /
• pp.284-288
• /
• 2005

This paper proposes the direct detection method of phase angle for the power source, which is based on the PLL method. The proposed method using a bidirectional photo-coupler is used to directly detect the zero crossing of phase voltage and calculate the angular frequency in the controller based on a M/T algorithm. Through the method, the additional installation space in the traditional method using a potential transformer can be minimized and it can be easy to design. The paper presents straightforward schematic circuits, design and experimental results.

• Journal of Power Electronics
• /
• v.11 no.3
• /
• pp.360-368
• /
• 2011

This paper proposes an active frequency with a positive feedback in the d-q frame anti-islanding method suitable for a robust phase-locked loop (PLL) algorithm using the FFT concept. In general, PLL algorithms for grid-connected PV PCS use d-q transformation and controllers to make zero an imaginary part of the transformed voltage vector. In a real grid system, the grid voltage is not ideal. It may be unbalanced, noisy and have many harmonics. For these reasons, the d-q transformed components do not have a pure DC component. The controller tuning of a PLL algorithm is difficult. The proposed PLL algorithm using the FFT concept can use the strong noise cancelation characteristics of a FFT algorithm without a PI controller. Therefore, the proposed PLL algorithm has no gain-tuning of a PI controller, and it is hardly influenced by voltage drops, phase step changes and harmonics. Islanding prediction is a necessary feature of inverter-based photovoltaic (PV) systems in order to meet the stringent standard requirements for interconnection with an electrical grid. Both passive and active anti-islanding methods exist. Typically, active methods modify a given parameter, which also affects the shape and quality of the grid injected current. In this paper, the active anti-islanding algorithm for a grid-connected PV PCS uses positive feedback control in the d-q frame. The proposed PLL and anti-islanding algorithm are implemented for a 250kW PV PCS. This system has four DC/DC converters each with a 25kW power rating. This is only one-third of the total system power. The experimental results show that the proposed PLL, anti-islanding method and topology demonstrate good performance in a 250kW PV PCS.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.3
• /
• pp.169-180
• /
• 2019

Grid codes for grid-connected inverters are essential considerations for bulk grid systems. In particular, a low-voltage ride-through (LVRT) function, which can contribute to the grid system's stabilization with the occurrence of voltage sag, is required by such inverters. However, when the grid voltage is under zero-voltage condition due to a grid accident, a zero-voltage ride-through (ZVRT) function is required. Grid-connected inverters typically have phase-locked loop (PLL) control to synchronize the phase of the grid voltage with that of the inverter output. In this study, the LVRT regulations of Germany, the United States, and Japan are analyzed. Then, three major PLL methods of grid-connected single-phase inverters, namely, notch filter-PLL, dq-PLL using an active power filter, and second-order generalized integrator-PLL, are reviewed. The proposed PLL method, which controls inverter output under ZVRT condition, is suggested. The proposed PLL operates better than the three major PLL methods under ZVRT condition in the simulation and experimental tests.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.12 no.3
• /
• pp.139-146
• /
• 1998

In this paper, we proposed the hybrid intelligent control method for fast response time and precise speed control of the AC Servo system. The proposed system first used the fuzzy-neural network control methods for fast response time and when the error reaches the preset value, used the PLL control method. In order to verify the advantage of he proposed method, the system is implemented. The results of the simulation and the experiment of speed control to use the 3-phase induction motor as a plant, we verified excellency of the proposed control method to compare with the conventional fuzzy-neural network control method.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.17 no.5
• /
• pp.460-471
• /
• 1992

By setting a new model to describe the time-discontinuous operation of PLL loop which used tri-state and sample-hold method, the stability analysis of nonlinear PLL has been performed in z-domain and the state equations for the transient response has been introduced. Until now, the lin-ear analysis by approximation of time-discontinuous to time-continuous operation had not found then stable region of time-discontinuous digital PLL exactly. However, the analysis In z-domain by the new model has been found the unstable region where the time-continuous analysis had have not. 1'herefore the limit of loop coefficient has been computed to design digital PLL optimally.

• Journal of the Semiconductor & Display Technology
• /
• v.14 no.2
• /
• pp.35-40
• /
• 2015

This paper presents the sensorless position control of the Permanent Magnet Synchronous Motor (PMSM) using stator flux estimation and Phase Lock Loop (PLL). The field current and the torque current are required in order to perform the vector control of the PMSM. At this time, it is necessary for the torque to know the exact position of the magnetic flux generated by the permanent magnet, because the torque must be applied torque current in the direction orthogonal to the permanent magnet. In general the speed of the PMSM is controlled by using a magnetic position sensor. However, this paper, we estimates the stator flux by using the PLL method without the magnetic position sensor. This method is simple and easy, in addition it has the advantage of a stabile estimation of the rotor. Finally the proposed algorithm was confirmed by experimental results and showed the good performance.

• Journal of IKEEE
• /
• v.4 no.2 s.7
• /
• pp.266-273
• /
• 2000

A frequency model of an OCXO (Oven Controlled X-tal Oscillator) is suggested to implement a holdover algorithm in a DP-PLL (Digital Processing-Phase Locked Loop) system. This model is presented simply with second order polynomials with respect to temperature and aging of the OCXO. The model parameters are obtained from experimental data by applying the LSM (Least Squared Method). A holdover algorithm is also suggest using the frequency model. The obtained model is verified to simulate the holdover algorithm with experimental phase data due to variation of temperature.