• 전기의세계
• /
• v.11
• /
• pp.37-43
• /
• 1963

제어계에서 사용되는 D.C. amplifier는 그 이용의 범위가 많으나 실제로 computer에 적용시킨것은 1947년에 Ragazzini에 의하여 연산증폭기(Operational amplifier)를 완성하므로서 비로서 시작한 것이다. 고로 역사가 짧은 이에 대한 연구와 사용문제는 아직까지도 계속하고 있는 것이다. 따라서 본고에서는 연산증폭기회로에 대한 조립을 구체적으로 설명하고 그의 특성을 실험으로서 얻어 TRIGA MARK-II 원자로의 simulating에 사용시킬수 있게 그 이용가치를 취급하고저 한것이다.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.48 no.4
• /
• pp.461-466
• /
• 1999

A CMOS op amp with rail-to-rail input and output ranges is designed in a one-volt supply. The output stage of the op amp is used in a common source amplifier that operates in sub-threshold region to design a low voltage op amp with rail-to-tail output range. To drive heavy resistor and capacitor loads with rail-to-rail output ranges, a common source amplifier which has a low output resistance is utilized. A bulk-driven differential pair and a bulk-driven folded cascode amplifier are used in the designed op amp to increase input range and achieve 1 V operation. Post layout simulation results show that low frequency gain is about 58 ㏈ and gain bandwidth I MHz. The designed op amp has been fabricated in a 0.8${\mu}{\textrm}{m}$ standard CMOS process. The measured results show that this op amp provides rail-to-rail output range, 56㏈ dc gain with 1 MΩ load and has 0.4 MHz gain-bandwidth with 130 ㎊ and 1 kΩ loads.

• Journal of Sensor Science and Technology
• /
• v.31 no.2
• /
• pp.120-124
• /
• 2022

With advancements in underwater stealth technology for naval vessels, new sensor configurations for detecting targets have been attracting increased attention. Latest underwater mines adopt multiple sensor configurations that include electric field sensors to detect targets and to help acquire accurate ignition time. An underwater electric field sensor consists of a pair of electrodes, signal processing unit, and preamplifier. For detecting underwater electric fields, the preamplifier requires low-noise amplification at ultra-low frequency bands. In this paper, the specific requirements for low-noise preamplifiers are discussed along with the experimental results of various setups of matched transistors and chopper stabilized operational amplifiers. The results showed that noise characteristics at ultra-low frequency bands were affected significantly by the voltage noise density of the chopper amplifier and the number of matched transistors used for differential amplification. The fabricated preamplifier was operated within normal design parameters, which was verified by testing its gain, phase, and linearity.

• Proceedings of the Korean Institute of Communication Sciences Conference
• /
• 1987.10a
• /
• pp.231-235
• /
• 1987

• Information and Communications Magazine
• /
• v.4 no.4
• /
• pp.469-483
• /
• 1987

• Proceedings of the IEEK Conference
• /
• 2002.06b
• /
• pp.133-136
• /
• 2002

This paper discusses the design of a sample-and -hold amplifier(SHA) that has a 12-bit resolution with a 100 MS/s speed. The sample-and-hold amplifier uses the open-loop architecture with hold-mode feedthrough cancellation for high accuracy and high sampling speed. The designed SHA is composed of input buffer, sampling switch, and output buffer with additional amplifier for offset cancellation Hard Ware. The input buffer is implemented with folded-cascode type operational transconductance Amplifier(OTA), and sampling switch is implemented with switched source follower(SSF). A spurious free dynamic range (SFDR) of this circuit is 72.6 dB al 100 MS/s. Input signal dynamic range is 1 Vpp differential. Power consumption is 65 ㎽.

• Journal of the Korea Society of Computer and Information
• /
• v.6 no.4
• /
• pp.125-130
• /
• 2001

The application of the operational trasconductance amplifier (OTA) in the design of a amplifier with voltage-controlled gam is demonstrated first. I designed OTA with linear operation and constructed a Amplifier with two OTA. In this design. I used OTA as open loop. Computer simulation result, designed OTA and Amplifier charateristics has a good matching with the theoritical value. The OTA is used often in open-loop and therefore it is wise to learn how to treat the two input pins independently, as a vertual short circuit can not be assured in many configurations.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.1
• /
• pp.52-56
• /
• 2014

In this paper, a high-efficiency power amplifier is implemented using a gate and drain bias control circuit for WPT (Wireless Power Transmission). This control circuit has been employed to improve the PAE (Power Added Efficiency). The gate and drain bias control circuits consists of a directional coupler, power detector, and operation amplifier. A high gain two-stage amplifier using a drive amplifier is used for the low input stage of the power amplifier. The proposed power amplifier that uses a gate and drain bias control circuit can have high efficiency at a low and high power level. The PAE has been improved up to 80.5%.

• Transactions of the Korean Society for Noise and Vibration Engineering
• /
• v.22 no.2
• /
• pp.170-178
• /
• 2012

This paper is concerned with the development of power amplifier and controller for piezoelectric actuator and sensor used in smart structures. Even though a high-voltage power amplifier is provided in the form of an operational amplifier, a very high DC voltage is still necessary as a power supply. In this study, we propose a low-cost design for the power amplifier including the DC power supply. We also need a controller on which a control algorithm will be mounted. In general, a digital signal processing chip is popularly used because of high speed. However, only commercial product is available for smart structure applications. In this paper, a controller consisting of a DSP and electronic circuits suitable for piezoelectric sensor and actuator pair is proposed. To validate the proposed controller with power amplifier, experiment on smart structure was carried out. The experimental results show that the proposed control system can be effectively used for smart structure applications with low cost.

• Transactions on Electrical and Electronic Materials
• /
• v.18 no.5
• /
• pp.257-260
• /
• 2017

In this paper, we present the design of a 4.5 V low dropout (LDO) voltage regulator implemented in the 130 nm CMOS process. The design uses a two-stage cascaded operational transconductance amplifier (OTA) as an error amplifier, with a body bias technique for reducing dropout voltages. PMOS is used as a pass transistor to ensure stable output voltages. The results show that the proposed LDO regulator has a dropout voltage of 32.06 mV when implemented in the130 nm CMOS process. The power dissipation is only 1.3593 mW and the proposed circuit operates under an input voltage of 5V with an active area of $703{\mu}m^2$, ensuring that the proposed circuit is suitable for low-power applications.